Patents by Inventor Romain Gwoziecki
Romain Gwoziecki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230290633Abstract: A method for producing, on a structure based on a material III-V, of a dielectric layer, the method comprising producing a first dielectric film by ALD by carrying out a plurality of first cycles, each comprising at least: one injection in the reaction chamber of a precursor based on a first material and one injection in the reaction chamber of a water or ozone-based precursor; and producing, on the first dielectric film, a second dielectric film by plasma-enhanced ALD by carrying out a plurality of second cycles, each comprising at least: one injection in the reaction chamber of a precursor based on a second material and one injection in the reaction chamber of an oxygen or nitrogen based precursor.Type: ApplicationFiled: July 8, 2021Publication date: September 14, 2023Applicants: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE, UNIVERSITE GRENOBLE ALPESInventors: Maxime LEGALLAIS, Bassem SALEM, Thierry BARON, Romain GWOZIECKI, Marc PLISSONNIER
-
METHOD FOR PRODUCING A LAYER OF ALUMINIUM NITRIDE (ALN) ON A STRUCTURE OF SILICON OR III-V MATERIALS
Publication number: 20230111123Abstract: A method for producing an aluminium nitride (AlN)-based layer on a structure with the basis of silicon (Si) or with the basis of a III-V material, may include several deposition cycles performed in a plasma reactor comprising a reaction chamber inside which is disposed a substrate having the structure. Each deposition cycle may include at least the following: deposition of aluminium-based species on an exposed surface of the structure, the deposition including at least one injection into the reaction chamber of an aluminium (Al)-based precursor; and nitridation of the exposed surface of the structure, the nitridation including at least one injection into the reaction chamber of a nitrogen (N)-based precursor and the formation in the reaction chamber of a nitrogen-based plasma. During the formation of the nitrogen-based plasma, a non-zero polarisation voltage Vbias_substrate may be applied to the substrate.Type: ApplicationFiled: February 25, 2021Publication date: April 13, 2023Applicants: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE, UNIVERSITE GRENOBLE ALPESInventors: Maxime LEGALLAIS, Bassem SALEM, Thierry BARON, Romain GWOZIECKI, Marc PLISSONNIER -
Patent number: 11404628Abstract: A voltage transformer including a beam or membrane made of a first polymer material having a resonance frequency in the range from 1 Hz to 1,000 Hz and including on the beam or membrane a stack successively including: a first electrode; a first piezoelectric layer made of a second polymer material; a second electrode; a second piezoelectric layer made of a third polymer material identical to the second polymer material or different from the second polymer material; and a third electrode.Type: GrantFiled: December 14, 2017Date of Patent: August 2, 2022Assignee: Commissariat à l'Énergie Atomique et aux Énergies AlternativesInventors: Romain Gwoziecki, Marine Galliari, Antoine Latour
-
Patent number: 11251274Abstract: A semiconductor device includes a substrate; a semiconductor structure arranged on the substrate, the semiconductor structure including at least one first semiconductor layer; an insulator layer arranged on the semiconductor structure; a field plate covering a part of the insulator layer, wherein the insulator layer includes a non-linear dielectric material having a permittivity that decreases as an electric field traversing the dielectric material increases.Type: GrantFiled: November 12, 2019Date of Patent: February 15, 2022Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Romain Gwoziecki, Gwenaël Le Rhun
-
Publication number: 20200152747Abstract: A semiconductor device includes a substrate; a semiconductor structure arranged on the substrate, the semiconductor structure including at least one first semiconductor layer; an insulator layer arranged on the semiconductor structure; a field plate covering a part of the insulator layer, wherein the insulator layer includes a non-linear dielectric material having a permittivity that decreases as an electric field traversing the dielectric material increases.Type: ApplicationFiled: November 12, 2019Publication date: May 14, 2020Inventors: Romain GWOZIECKI, Gwenaël LE RHUN
-
Publication number: 20180175280Abstract: A voltage transformer including a beam or membrane made of a first polymer material having a resonance frequency in the range from 1 Hz to 1,000 Hz and including on the beam or membrane a stack successively including: a first electrode; a first piezoelectric layer made of a second polymer material; a second electrode; a second piezoelectric layer made of a third polymer material identical to the second polymer material or different from the second polymer material; and a third electrode.Type: ApplicationFiled: December 14, 2017Publication date: June 21, 2018Applicant: Commissariat à l'Énergie Atomique et aux Énergies AlternativesInventors: Romain Gwoziecki, Marine Galliari, Antoine Latour
-
Patent number: 9009637Abstract: A method for making a matrix device including a matrix of photodetecting or photoemitting elements, the method including designing operations for: a) identifying, from at least one topology of the matrix device, one or more spurious conducting closed circuits; b) selecting at least one photodetecting or photoemitting element of the matrix device belonging to at least one of the spurious conducting closed circuits identified, the at least one element selected being made inactive.Type: GrantFiled: April 12, 2012Date of Patent: April 14, 2015Assignees: Commissariat á l'énergie atomique et aux énergies alternatives, ISORGInventors: Christophe Premont, Romain Gwoziecki
-
Publication number: 20140149959Abstract: A method for making a matrix device including a matrix of photodetecting or photoemitting elements, the method including designing operations for: a) identifying, from at least one topology of the matrix device, one or more spurious conducting closed circuits; b) selecting at least one photodetecting or photoemitting element of the matrix device belonging to at least one of the spurious conducting closed circuits identified, the at least one element selected being made inactive.Type: ApplicationFiled: April 12, 2012Publication date: May 29, 2014Applicants: ISORG, COMMISSARIAT A l "ENERGIE ATOMQUE ET AUX ENE ALTInventors: Christophe Premont, Romain Gwoziecki
-
Patent number: 8710494Abstract: The organic memory device is a double-gate transistor that successively comprises a first gate electrode, a first gate dielectric, an organic semi-conductor material, a second gate dielectric and a second gate electrode. Source and drain electrodes are arranged in the organic semiconductor material and define an inter-electrode surface. A trapping area is arranged between the organic semiconductor material and one of the gate electrodes and is in electric contact with one of the gate electrodes or the organic semi-conductor material. The trapping area is at least facing the inter-electrode surface.Type: GrantFiled: September 30, 2010Date of Patent: April 29, 2014Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Romain Gwoziecki, Mohamed Benwadih, Philippe Coronel, Stéphanie Jacob
-
Patent number: 8604482Abstract: A microelectronic device includes a plurality of disconnected similar semiconducting portions, electrically isolated from each other and forming a semiconductor layer, at a spacing by a constant distance and with a shape parallel to the other portions. The microelectronic device also includes two electrodes arranged in contact with the semiconductor layer such that a maximum distance separating the two electrodes is less than the largest dimension of one of the semiconductor portions. The shape and dimensions of the semiconductor portions, the spacing between the semiconductor portions, the shape and dimensions of the electrodes and the layout of the electrodes relative to the semiconductor portions are such that at least one of the semiconductor portions electrically connects the two electrodes to each other. The largest dimensions of the semiconductor portions are perpendicular to the largest dimension of the electrodes, the electrodes being similar.Type: GrantFiled: May 3, 2011Date of Patent: December 10, 2013Assignee: Commissariat à l'énergie atomique et aux énergies alternativesInventors: Romain Gwoziecki, Romain Coppard
-
Publication number: 20130056834Abstract: A microelectronic device includes a plurality of disconnected similar semiconducting portions, electrically isolated from each other and forming a semiconductor layer, at a spacing by a constant distance and with a shape parallel to the other portions. The microelectronic device also includes two electrodes arranged in contact with the semiconductor layer such that a maximum distance separating the two electrodes is less than the largest dimension of one of the semiconductor portions. The shape and dimensions of the semiconductor portions, the spacing between the semiconductor portions, the shape and dimensions of the electrodes and the layout of the electrodes relative to the semiconductor portions are such that at least one of the semiconductor portions electrically connects the two electrodes to each other. The largest dimensions of the semiconductor portions are perpendicular to the largest dimension of the electrodes, the electrodes being similar.Type: ApplicationFiled: May 3, 2011Publication date: March 7, 2013Applicant: Commissariat a l'energie atomique et aux energies alternativesInventors: Romain Gwoziecki, Romain Coppard
-
Publication number: 20120199821Abstract: The organic memory device is a double-gate transistor that successively comprises a first gate electrode, a first gate dielectric, an organic semi-conductor material, a second gate dielectric and a second gate electrode. Source and drain electrodes are arranged in the organic semiconductor material and define an inter-electrode surface. A trapping area is arranged between the organic semiconductor material and one of the gate electrodes and is in electric contact with one of the gate electrodes or the organic semi-conductor material. The trapping area is at least facing the inter-electrode surface.Type: ApplicationFiled: September 30, 2010Publication date: August 9, 2012Applicant: Commissariat A L'Energie Atomique et aux Energies AlternativesInventors: Romain Gwoziecki, Mohamed Benwadih, Philippe Coronel, Stephanie Jacob
-
Patent number: 6667513Abstract: A semiconductor device may include a channel region formed between a source and a drain region. One or more first pockets may be formed in the channel region adjacent to junctions. The first pockets may be doped with a dopant of the first conductivity type. At least one second pocket may be formed adjacent to each of the junctions and stacked against each of the first pockets. The second pocket may be doped with a dopant of a second conductivity type such that the dopant concentration in the second pocket is less than the dopant concentration in the first pockets. The second pocket may reduce a local substrate concentration without changing the conductivity type of the channel region.Type: GrantFiled: May 3, 2002Date of Patent: December 23, 2003Assignee: France TélécomInventors: Thomas Skotnicki, Romain Gwoziecki
-
Patent number: RE41764Abstract: A semiconductor device may include a channel region formed between a source and a drain region. One or more first pockets may be formed in the channel region adjacent to junctions. The first pockets may be doped with a dopant of the first conductivity type. At least one second pocket may be formed adjacent to each of the junctions and stacked against each of the first pockets. The second pocket may be doped with a dopant of a second conductivity type such that the dopant concentration in the second pocket is less than the dopant concentration in the first pockets. The second pocket may reduce a local substrate concentration without changing the conductivity type of the channel region.Type: GrantFiled: June 5, 2000Date of Patent: September 28, 2010Inventors: Thomas Skotnicki, Romain Gwoziecki