Patents by Inventor Romain Wacquez
Romain Wacquez has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9230991Abstract: Methods and structures for forming localized, differently-strained regions in a semiconductor layer on a substrate are described. An initial, unstrained, semiconductor-on-insulator substrate may be processed to form the differently-strained regions in the original semiconductor layer. The differently-strained regions may have opposite types of strain. The strains in the different regions may be formed independently.Type: GrantFiled: April 16, 2014Date of Patent: January 5, 2016Assignees: STMICROELECTRONICS, INC., COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Nicolas Loubet, Sylvain Maitrejean, Romain Wacquez
-
Publication number: 20150340275Abstract: A method of producing a microelectronic device in a substrate including a first semiconductor layer, a dielectric layer and a second monocrystalline semiconductor layer, the method including: etching a trench through the first semiconductor layer and the dielectric layer, and such that the trench delimits one active region of the microelectronic device; chemical vapor etching the second semiconductor layer, at a level of a bottom wall of the trench, according to at least two crystalline planes of the second semiconductor layer such that an etched part of the second semiconductor layer extends under a part of the active region; filling the trench and the etched part of the second semiconductor layer with a dielectric material.Type: ApplicationFiled: September 5, 2012Publication date: November 26, 2015Applicants: Commissariat a I'energie atomique et aux ene alt, STMICROELECTRONICS, INC.Inventors: Maud VINET, Nicolas LOUBET, Romain WACQUEZ
-
Publication number: 20150303218Abstract: Methods and structures for forming localized, differently-strained regions in a semiconductor layer on a substrate are described. An initial, unstrained, semiconductor-on-insulator substrate may be processed to form the differently-strained regions in the original semiconductor layer. The differently-strained regions may have opposite types of strain. The strains in the different regions may be formed independently.Type: ApplicationFiled: April 16, 2014Publication date: October 22, 2015Applicants: Commissariat à l'Énergie Atomique et aux Énergies Alternatives, STMicroelectronics, Inc.Inventors: Nicolas Loubet, Sylvain Maitrejean, Romain Wacquez
-
Publication number: 20150294903Abstract: A method of producing a microelectronic device in a substrate comprising a first semiconductor layer, a dielectric layer and a second semiconductor layer, comprising the following steps: etching a trench through the first semiconductor layer, the dielectric layer and a part of the thickness of the second semiconductor layer, thus defining, in the first semiconductor layer, one active region of the microelectronic device, ionic implantation in one or more side walls of the trench, at the level of the second semiconductor layer, modifying the crystallographic properties and/or the chemical properties of the implanted semiconductor, etching of the implanted semiconductor such that at least a part of the trench extends under a part of the active region, —filling of the trench with a dielectric material, forming an isolation trench surrounding the active region and comprising portions extending under a part of the active region.Type: ApplicationFiled: September 5, 2012Publication date: October 15, 2015Applicants: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE ALT, STMICROELECTRONICS, INC.Inventors: Laurent Grenouillet, Yannick Le Tiec, Nicolas Loubet, Maud Vinet, Romain Wacquez
-
Publication number: 20150295066Abstract: A method of production of a field-effect transistor from a stack of layers forming a semiconductor-on-insulator type substrate, the stack including a superficial layer of an initial thickness, made of a crystalline semiconductor material and covered with a protective layer, the method including: defining, by photolithography, a gate pattern in the protective layer; etching the gate pattern into the superficial layer to leave a thickness of the layer of semiconductor material in place, the thickness defining a height of a conduction channel of the field-effect transistor; forming a gate in the gate pattern; forming, in the superficial layer and on either side of the gate, source and drain zones, while preserving, in the zones, the initial thickness of the superficial layer.Type: ApplicationFiled: September 4, 2013Publication date: October 15, 2015Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE ALTInventors: Laurent Grenouillet, Maud Vinet, Romain Wacquez
-
Publication number: 20150294904Abstract: A method of producing a microelectronic device in a substrate including a first semiconductor layer, a first dielectric layer, and a second semiconductor layer, including: etching a trench through the first semiconductor layer, the first dielectric layer, and a part of the second semiconductor layer, defining one active region, and such that, at the level of the second semiconductor layer, a part of the trench extends under a part of the active region; deposition of one second dielectric layer in the trench; etching the second dielectric layer such that remaining portions of the second dielectric layer forms portions of dielectric material extending under a part of the active region; deposition of a third dielectric layer in the trench such that the trench is filled with the dielectric materials of the second and third dielectric layers and forms an isolation trench.Type: ApplicationFiled: November 8, 2012Publication date: October 15, 2015Applicant: Commissariat a l'energie atomique et aux energies alternativesInventors: Maud Vinet, Sylvie Mignot, Romain Wacquez
-
Publication number: 20150214099Abstract: The invention provides a method of etching a crystalline semiconductor material (114), the method being characterized in that it comprises: at least one ion implantation performed by implanting a plurality of ions (121) in at least one volume (113) of the semiconductor material (114) in such a manner as to make the semiconductor material amorphous in the at least one implanted volume (113), and as to keep the semiconductor material (114) in a crystalline state outside (112) the at least one implanted volume (113); and at least one chemical etching for selectively etching the amorphous semiconductor material relative to the crystalline semiconductor material, so as to remove the semiconductor material in the at least one volume (113) and so as to keep the semiconductor material outside (112) the at least one volume (113).Type: ApplicationFiled: September 4, 2013Publication date: July 30, 2015Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE ALTInventors: Laurent Grenouillet, Maud Vinet, Romain Wacquez
-
Publication number: 20150179474Abstract: Method for modifying the strain state of a block of a semiconducting material comprising steps for: making a lower region of a block of semiconducting material resting on a substrate amorphous, while the crystalline structure of an upper region of the block in contact with the lower region is maintained, making a creep annealing with a sufficient thermal budget to enable creep of the lower region without recrystallizing the material of this lower region, making a recrystallization annealing of the lower region.Type: ApplicationFiled: December 18, 2014Publication date: June 25, 2015Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE ALTInventors: Sylvain MAITREJEAN, Shay Reboh, Romain Wacquez
-
Patent number: 8987854Abstract: A microelectronic device is provided, including: a substrate including a first semiconductor layer positioned on a dielectric layer and a second semiconductor layer; and an isolation trench disposed through the first semiconductor layer, the dielectric layer, and a part of the thickness of the second semiconductor layer, including a dielectric material and delimiting, in the first semiconductor layer, a roughly rectangular active area of the device, wherein in said part of the thickness of the second semiconductor layer, at least one portion of the dielectric material is positioned under the active area delimited by at least four side walls of the trench, and two of the at least four side walls are roughly parallel with one another and are positioned under the active area, and the other two of the at least four side walls are orthogonal to said two walls and are not positioned under the active area.Type: GrantFiled: September 4, 2013Date of Patent: March 24, 2015Assignee: Commissariat a l 'energie atomique et aux energies alternativesInventors: Maud Vinet, Laurent Grenouillet, Yannick Le Tiec, Romain Wacquez
-
Patent number: 8954363Abstract: A digital-to-analogue converter, with application to electronic circuits with neuromorphic architecture, comprises: transistors of identical nominal geometrical characteristics, but of dispersed current-voltage characteristics, wherein when a constant gate-source voltage is applied to the different transistors, a current varying as a function of the dispersion circulates in the transistor; a digital table receiving a digital word and having a selection output selecting, as a function of the word to be converted, a transistor or transistors supplying a current of desired value representing this word in analogue form. The look-up table is loaded as a function of real measured current-voltage characteristics of different transistors of the set, to establish a look-up between words and current values.Type: GrantFiled: December 4, 2012Date of Patent: February 10, 2015Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Rodolphe Heliot, Xavier Jehl, Marc Sanquer, Romain Wacquez
-
Patent number: 8877618Abstract: The semiconductor-on-insulator substrate includes a support, an electrically insulating film, a crystalline film made from semiconductor material, and a protection layer. Germanium ions are implanted in the semiconductor material film through the protection layer so as to form an amorphized area in contact with the protection layer and a crystalline area in contact with the electrically insulating film. The semiconductor material film is annealed so as to recrystallize the amorphized area from the crystalline area.Type: GrantFiled: November 6, 2013Date of Patent: November 4, 2014Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Laurent Grenouillet, Maud Vinet, Yannick Le Tiec, Romain Wacquez, Olivier Faynot
-
Publication number: 20140246723Abstract: A method for manufacturing a fin MOS transistor from an SOI-type structure including a semiconductor layer on a silicon oxide layer coating a semiconductor support, this method including the steps of: a) forming, from the surface of the semiconductor layer, at least one trench delimiting at least one fin in the semiconductor layer and extending all the way to the surface of the semiconductor support; b) etching the sides of a portion of the silicon oxide layer located under the fin to form at least one recess under the fin; and c) filling the recess with a material selectively etchable over silicon oxide.Type: ApplicationFiled: February 28, 2014Publication date: September 4, 2014Applicants: Commissariat à I'Énergie Atomique et aux Énergies Alternatives, STMicroelectronics S.A.Inventors: YVES MORAND, Romain Wacquez, Laurent Grenouillet, Yannick Le Tiec, Maud Vinet
-
Publication number: 20140127871Abstract: The semiconductor-on-insulator substrate includes a support, an electrically insulating film, a crystalline film made from semiconductor material, and a protection layer. Germanium ions are implanted in the semiconductor material film through the protection layer so as to form an amorphized area in contact with the protection layer and a crystalline area in contact with the electrically insulating film. The semiconductor material film is annealed so as to recrystallize the amorphized area from the crystalline area.Type: ApplicationFiled: November 6, 2013Publication date: May 8, 2014Inventors: Laurent GRENOUILLET, Maud VINET, Yannick LE TIEC, Romain WACQUEZ, Olivier FAYNOT
-
Publication number: 20140061798Abstract: A microelectronic device including: a substrate including a first semiconductor layer positioned on a dielectric layer and a second semiconductor layer, an isolation trench made through the first semiconductor layer, the dielectric layer and a part of the thickness of the second semiconductor layer, including at least one dielectric material and delimiting, in the first semiconductor layer, at least one rectangular active area of the device, and in which, in said part of the thickness of the second semiconductor layer, at least one portion of dielectric material of the isolation trench is positioned under the active area by forming two side walls, two other side walls of the isolation trench being not arranged under the active area.Type: ApplicationFiled: September 4, 2013Publication date: March 6, 2014Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE ALTInventors: Maud VINET, Laurent Grenouillet, Yannick Le Tiec, Romain Wacquez
-
Patent number: 8652583Abstract: The cavity has first and second main walls covered by a photoresist. The photoresist is subjected to electronic or electromagnetic radiation of wavelength comprised between 12.5 nm and 15 nm. A first thickness of the photoresist is exposed to form a first area of sacrificial material and a second area of different nature defining the surface coating. The sacrificial material is removed, the surface coating is formed and has a surface against one of the main walls and a free opposite surface. The lateral dimensions of the surface coating are defined in the cavity by the radiation through the first main wall.Type: GrantFiled: December 10, 2010Date of Patent: February 18, 2014Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativeInventors: Romain Wacquez, Christophe Constancias, Philippe Coronel
-
Patent number: 8460978Abstract: A method of producing a transistor having parallel semiconductor nanofingers. The method includes: forming a monocrystalline layer of a semiconductor material on a layer of a subjacent material which can be selectively etched in relation to the monocrystalline layer; etching parallel partitions in the monocrystalline layer and in the subjacent layer and continuing said etching operation in order to hollow out part of the subjacent layer of material; filling the gap between the partitions and the hollowed-out part with a first insulating material; defining a central part of the partitions and removing the first insulating material from around the central part of the monocrystalline layer, thereby forming a finger of semiconductor material; and filling and coating the central part with a conductor material.Type: GrantFiled: August 7, 2006Date of Patent: June 11, 2013Assignee: STMicroelectronics (Crolles 2) SASInventors: Philippe Coronel, Jessy Bustos, Romain Wacquez
-
Patent number: 8110460Abstract: A method for producing stacked and self-aligned components on a substrate, including: providing a substrate made of monocrystalline silicon having one face enabling production of components, forming a stack of layers on the face of the substrate, selective etching by a gaseous mixture comprising gaseous HCl conveyed by a carrier gas and at a temperature between 450° C. and 900° C., depositing resin, implementing lithography of the resin, replacing resin eliminated during the lithography with a material for confining remaining resin, and forming elements of the components.Type: GrantFiled: October 12, 2009Date of Patent: February 7, 2012Assignee: Commissariat a l'Energie AtomiqueInventors: Romain Wacquez, Philippe Coronel, Vincent Destefanis, Jean-Michel Hartmann
-
Patent number: 7994008Abstract: A planar transistor device includes two independent gates (a first and second gates) along with a semiconductor channel lying between the gates. The semiconductor channel is formed of a first material. The channel includes opposed ends comprising dielectric zone with a channel region positioned between the gates. The dielectric zones comprises an oxide of the first material.Type: GrantFiled: January 26, 2007Date of Patent: August 9, 2011Assignee: STMicroelectronics (Crolles 2) SASInventors: Romain Wacquez, Philippe Coronel, Damien Lenoble, Robin Cerutti, Thomas Skotnicki
-
Publication number: 20110143050Abstract: The cavity has first and second main walls covered by a photoresist. The photoresist is subjected to electronic or electromagnetic radiation of wavelength comprised between 12.5 nm and 15 nm. A first thickness of the photoresist is exposed to form a first area of sacrificial material and a second area of different nature defining the surface coating. The sacrificial material is removed, the surface coating is formed and has a surface against one of the main walls and a free opposite surface. The lateral dimensions of the surface coating are defined in the cavity by the radiation through the first main wall.Type: ApplicationFiled: December 10, 2010Publication date: June 16, 2011Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Romain WACQUEZ, Christophe CONSTANCIAS, Philippe CORONEL
-
Patent number: 7803668Abstract: Process for fabricating a transistor, in which an electron-sensitive resist layer lying between at least two semiconductor fingers is formed and said resist lying between at least two wires is converted into a dielectric. For example, in one embodiment of the present disclosure an integrated circuit includes a transistor having an insulating substrate including, for example, based on silicon oxide. Transistor also includes a conducting gate region comprising, for example, TiN or polysilicon, formed on a localized zone of the upper surface of the substrate, and an isolating region, comprising, for example, silicon oxide and surrounding the conducting region. The conducting region is also bounded in the direction normal to the plane of the drawing.Type: GrantFiled: February 23, 2007Date of Patent: September 28, 2010Assignee: STMicroelectronics (Crolles 2) SASInventors: Romain Wacquez, Philippe Coronel, Jessy Bustos