Patents by Inventor Roman Knoefler
Roman Knoefler has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11329126Abstract: In an embodiment, a method of fabricating a superjunction semiconductor device includes implanting first ions into a first region of a first epitaxial layer using a first implanting apparatus and nominal implant conditions to produce a first region in the first epitaxial layer comprising the first ions and a first implant characteristic and implanting second ions into a second region of the first epitaxial layer, the second region being laterally spaced apart from the first region, using second nominal implanting conditions estimated to produce a second region in the first epitaxial layer having the second ions and a second implant characteristic that lies within an acceptable maximum difference of the first implant characteristic.Type: GrantFiled: June 26, 2018Date of Patent: May 10, 2022Assignee: Infineon Technologies Austria AGInventors: Armin Tilke, Hans Weber, Christian Fachmann, Roman Knoefler, Gabor Mezoesi, Manfred Pippan, Thomas Rupp, Michael Treu, Armin Willmeroth
-
Publication number: 20200388672Abstract: A semiconductor device includes a layer stack with a plurality of first semiconductor layers of a first doping type and a plurality of second semiconductor layers of a second doping type complementary to the first doping type. The first and second semiconductor layers are arranged alternatingly between first and second surfaces of the layer stack. A first semiconductor region of a first semiconductor device adjoins the first semiconductor layers. Each of at least one second semiconductor region of the first semiconductor device adjoins at least one of the plurality of second semiconductor layers, and is spaced apart from the first semiconductor region. Each of at least one barrier layer configured to form a diffusion barrier is arranged in parallel to the first surface and to the second surface and adjacent to one of the first semiconductor layers, or adjacent to one of the second semiconductor layers, or both.Type: ApplicationFiled: June 4, 2020Publication date: December 10, 2020Inventors: Rolf Weis, Roman Knoefler
-
Publication number: 20180374919Abstract: In an embodiment, a method of fabricating a superjunction semiconductor device includes implanting first ions into a first region of a first epitaxial layer using a first implanting apparatus and nominal implant conditions to produce a first region in the first epitaxial layer comprising the first ions and a first implant characteristic and implanting second ions into a second region of the first epitaxial layer, the second region being laterally spaced apart from the first region, using second nominal implanting conditions estimated to produce a second region in the first epitaxial layer having the second ions and a second implant characteristic that lies within an acceptable maximum difference of the first implant characteristic.Type: ApplicationFiled: June 26, 2018Publication date: December 27, 2018Inventors: Armin Tilke, Hans Weber, Christian Fachmann, Roman Knoefler, Gabor Mezoesi, Manfred Pippan, Thomas Rupp, Michael Treu, Armin Willmeroth
-
Patent number: 9418851Abstract: A wafer includes a semiconductor layer having a concentration of n-dopants. A first mask is formed on the wafer and has first openings in an active area of a semiconductor device and at least one second opening in a peripheral area of the device. The first openings define first zones in the semiconductor layer and each second opening defines a second zone in the layer. Donor ions are implanted through the first mask into the first and second zones. The first mask is replaced by a second mask which has third openings in the active area and at least one fourth opening in the peripheral area. Each fourth opening defines a fourth zone in the semiconductor layer which at least partially overlaps with the second zone. The third openings define third zones in the semiconductor layer. Acceptor ions are implanted through the second mask into the third and fourth zones.Type: GrantFiled: March 14, 2016Date of Patent: August 16, 2016Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Roman Knoefler, Anton Mauder, Hans Weber, Joachim Weyers
-
Publication number: 20160197142Abstract: A wafer includes a semiconductor layer having a concentration of n-dopants. A first mask is formed on the wafer and has first openings in an active area of a semiconductor device and at least one second opening in a peripheral area of the device. The first openings define first zones in the semiconductor layer and each second opening defines a second zone in the layer. Donor ions are implanted through the first mask into the first and second zones. The first mask is replaced by a second mask which has third openings in the active area and at least one fourth opening in the peripheral area. Each fourth opening defines a fourth zone in the semiconductor layer which at least partially overlaps with the second zone. The third openings define third zones in the semiconductor layer. Acceptor ions are implanted through the second mask into the third and fourth zones.Type: ApplicationFiled: March 14, 2016Publication date: July 7, 2016Inventors: Franz Hirler, Roman Knoefler, Anton Mauder, Hans Weber, Joachim Weyers
-
Patent number: 9293528Abstract: A power semiconductor device includes a semiconductor body having a first surface and including an active area including n-type semiconductor regions and p-type semiconductor regions, the n-type semiconductor regions alternating, in a direction substantially parallel to the first surface, with the p-type semiconductor regions. The semiconductor body further includes a peripheral area surrounding the active area and including a low-doped semiconductor region having a first concentration of n-dopants lower than a doping concentration of n-dopants of the n-type semiconductor regions, and at least one auxiliary semiconductor region having a concentration of n-dopants higher than the first concentration and a concentration of p-dopants higher than the first concentration.Type: GrantFiled: December 31, 2013Date of Patent: March 22, 2016Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Roman Knoefler, Anton Mauder, Hans Weber, Joachim Weyers
-
Patent number: 9178016Abstract: A semiconductor device includes a III-nitride semiconductor substrate having a two-dimensional charge carrier gas at a depth from a main surface of the III-nitride semiconductor substrate. A surface protection layer is provided on the main surface of the III-nitride semiconductor substrate. The surface protection layer has charge traps in a band gap which exist at room temperature operation of the semiconductor device. A contact is provided in electrical connection with the two-dimensional charge carrier gas in the III-nitride semiconductor substrate. A charge protection layer is provided on the surface protection layer. The charge protection layer includes an oxide and shields the surface protection layer under the charge protection layer from radiation with higher energy than the bandgap energy of silicon nitride.Type: GrantFiled: March 1, 2013Date of Patent: November 3, 2015Assignee: Infineon Technologies Austria AGInventors: Matthias Strassburg, Roman Knoefler
-
Patent number: 9166005Abstract: A semiconductor device is provided. The semiconductor device includes a semiconductor body having a main surface. In a vertical cross-section which is substantially orthogonal to the main surface the semiconductor body includes a vertical trench, an n-type silicon semiconductor region, and two p-type silicon semiconductor regions each of which adjoins the n-type silicon semiconductor region and is arranged between the n-type silicon semiconductor region and the main surface. The vertical trench extends from the main surface at least partially into the n-type silicon semiconductor region and includes a compound semiconductor region which includes silicon and germanium and is arranged between the two p-type silicon semiconductor regions. The compound semiconductor region and the two p-type silicon semiconductor regions include n-type dopants and p-type dopants.Type: GrantFiled: March 1, 2013Date of Patent: October 20, 2015Assignee: Infineon Technologies Austria AGInventors: Hans-Joachim Schulze, Hans Weber, Roman Knoefler, Franz Hirler
-
Patent number: 9112053Abstract: A semiconductor device with a dielectric layer is produced by providing a semiconductor body with a first trench extending into the semiconductor body, the first trench having a bottom and a sidewall. A first dielectric layer is formed on the sidewall in a lower portion of the first trench and a first plug is formed in the lower portion of the first trench so as to cover the first dielectric layer. The first plug leaves an upper portion of the sidewall uncovered. A sacrificial layer is formed on the sidewall in the upper portion of the first trench and a second plug is formed in the upper portion of the first trench. The sacrificial layer is removed so as to form a second trench having sidewalls and a bottom. A second dielectric layer is formed in the second trench and extends to the first dielectric layer.Type: GrantFiled: June 29, 2012Date of Patent: August 18, 2015Assignee: Infineon Technologies Austria AGInventors: Hans Weber, Franz Hirler, Andreas Meiser, Anton Mauder, Kurt Sorschag, Stefan Gamerith, Roman Knoefler
-
Patent number: 9105487Abstract: A super junction semiconductor device includes a substrate layer of a first conductivity type and an epitaxial layer adjoining the substrate layer and including first columns of the first conductivity type and second columns of a second conductivity type. The first and second columns extend along a main crystal direction into the epitaxial layer and have vertical dopant profiles perpendicular to the first surface. The vertical dopant profile of at least one of the first and second columns includes first portions separated by second portions. In each of the first portions a dopant concentration varies by at most 30% of a maximum value within the respective first portion. In the second portions the dopant concentration is lower than in the adjoining first portions. A ratio of a total length of the first portions to a total length of the first and second portions is at least 50%.Type: GrantFiled: February 25, 2014Date of Patent: August 11, 2015Assignee: Infineon Technologies AGInventors: Hans-Joachim Schulze, Johannes Laven, Dieter Fuchs, Werner Schustereder, Roman Knoefler
-
Publication number: 20150187874Abstract: A power semiconductor device includes a semiconductor body having a first surface and including an active area including n-type semiconductor regions and p-type semiconductor regions, the n-type semiconductor regions alternating, in a direction substantially parallel to the first surface, with the p-type semiconductor regions. The semiconductor body further includes a peripheral area surrounding the active area and including a low-doped semiconductor region having a first concentration of n-dopants lower than a doping concentration of n-dopants of the n-type semiconductor regions, and at least one auxiliary semiconductor region having a concentration of n-dopants higher than the first concentration and a concentration of p-dopants higher than the first concentration.Type: ApplicationFiled: December 31, 2013Publication date: July 2, 2015Inventors: Franz Hirler, Roman Knoefler, Anton Mauder, Hans Weber, Joachim Weyers
-
Publication number: 20140246697Abstract: A semiconductor device is provided. The semiconductor device includes a semiconductor body having a main surface. In a vertical cross-section which is substantially orthogonal to the main surface the semiconductor body includes a vertical trench, an n-type silicon semiconductor region, and two p-type silicon semiconductor regions each of which adjoins the n-type silicon semiconductor region and is arranged between the n-type silicon semiconductor region and the main surface. The vertical trench extends from the main surface at least partially into the n-type silicon semiconductor region and includes a compound semiconductor region which includes silicon and germanium and is arranged between the two p-type silicon semiconductor regions. The compound semiconductor region and the two p-type silicon semiconductor regions include n-type dopants and p-type dopants.Type: ApplicationFiled: March 1, 2013Publication date: September 4, 2014Inventors: Hans-Joachim Schulze, Hans Weber, Roman Knoefler, Franz Hirler
-
Publication number: 20140246760Abstract: A semiconductor device includes a III-nitride semiconductor substrate having a two-dimensional charge carrier gas at a depth from a main surface of the III-nitride semiconductor substrate. A surface protection layer is provided on the main surface of the III-nitride semiconductor substrate. The surface protection layer has charge traps in a band gap which exist at room temperature operation of the semiconductor device. A contact is provided in electrical connection with the two-dimensional charge carrier gas in the III-nitride semiconductor substrate. A charge protection layer is provided on the surface protection layer. The charge protection layer includes an oxide and shields the surface protection layer under the charge protection layer from radiation with higher energy than the bandgap energy of silicon nitride.Type: ApplicationFiled: March 1, 2013Publication date: September 4, 2014Inventors: Matthias Strassburg, Roman Knoefler
-
Publication number: 20140175593Abstract: A super junction semiconductor device includes a substrate layer of a first conductivity type and an epitaxial layer adjoining the substrate layer and including first columns of the first conductivity type and second columns of a second conductivity type. The first and second columns extend along a main crystal direction into the epitaxial layer and have vertical dopant profiles perpendicular to the first surface. The vertical dopant profile of at least one of the first and second columns includes first portions separated by second portions. In each of the first portions a dopant concentration varies by at most 30% of a maximum value within the respective first portion. In the second portions the dopant concentration is lower than in the adjoining first portions. A ratio of a total length of the first portions to a total length of the first and second portions is at least 50%.Type: ApplicationFiled: February 25, 2014Publication date: June 26, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Hans-Joachim Schulze, Johannes Laven, Dieter Fuchs, Werner Schustereder, Roman Knoefler
-
Patent number: 8710620Abstract: A manufacturing method provides a semiconductor device with a substrate layer and an epitaxial layer adjoining the substrate layer. The epitaxial layer includes first columns and second columns of different conductivity types. The first and second columns extend along a main crystal direction along which channeling of implanted ions occurs from a first surface into the epitaxial layer. A vertical dopant profile of one of the first and second columns includes first portions separated by second portions. In the first portions a dopant concentration varies by at most 30%. In the second portions the dopant concentration is lower than in the first portions. The ratio of a total length of the first portions to the total length of the first and second portions is at least 50%. The uniform dopant profiles improve device characteristics.Type: GrantFiled: July 18, 2012Date of Patent: April 29, 2014Assignee: Infineon Technologies AGInventors: Hans-Joachim Schulze, Johannes Laven, Dieter Fuchs, Werner Schustereder, Roman Knoefler
-
Publication number: 20140021590Abstract: A manufacturing method provides a semiconductor device with a substrate layer and an epitaxial layer adjoining the substrate layer. The epitaxial layer includes first columns and second columns of different conductivity types. The first and second columns extend along a main crystal direction along which channeling of implanted ions occurs from a first surface into the epitaxial layer. A vertical dopant profile of one of the first and second columns includes first portions separated by second portions. In the first portions a dopant concentration varies by at most 30%. In the second portions the dopant concentration is lower than in the first portions. The ratio of a total length of the first portions to the total length of the first and second portions is at least 50%. The uniform dopant profiles improve device characteristics.Type: ApplicationFiled: July 18, 2012Publication date: January 23, 2014Applicant: Infineon Technologies AGInventors: Hans-Joachim Schulze, Johannes Laven, Dieter Fuchs, Werner Schustereder, Roman Knoefler
-
Publication number: 20130075801Abstract: A method for producing a capacitive structure in a semiconductor body includes forming a first trench in a first surface of the semiconductor body, forming a first dielectric layer on sidewalls and the bottom of the first trench, forming a first electrode layer on the first dielectric layer, forming at least one second trench by removing at least one part of the first dielectric layer to form a first gap in the first surface, and by widening the first gap, forming a second dielectric layer on sidewalls and the bottom of the at least one second trench, and forming a second electrode layer on the second dielectric layer.Type: ApplicationFiled: September 23, 2011Publication date: March 28, 2013Applicant: Infineon Technologies Austria AGInventors: Hans Weber, Roman Knoefler, Kurt Sorschag
-
Patent number: 8399325Abstract: A method for producing a semiconductor device with an electrode structure includes providing a semiconductor body with a first surface, and with a first sacrificial layer extending in a vertical direction of the semiconductor body from the first surface, and forming a first trench extending from the first surface into the semiconductor body. The first trench is formed at least by removing the sacrificial layer in a section adjacent to the first surface. The method further includes forming a second trench by isotropically etching the semiconductor body in the first trench, forming a dielectric layer which covers sidewalls of the second trench, and forming an electrode on the dielectric layer in the second trench, the electrode and the dielectric layer in the second trench forming the electrode structure.Type: GrantFiled: September 22, 2011Date of Patent: March 19, 2013Assignee: Infineon Technologies Austria AGInventors: Hans Weber, Stefan Gamerith, Roman Knoefler, Kurt Sorschag, Anton Mauder
-
Publication number: 20130005099Abstract: A semiconductor device with a dielectric layer is produced by providing a semiconductor body with a first trench extending into the semiconductor body, the first trench having a bottom and a sidewall. A first dielectric layer is formed on the sidewall in a lower portion of the first trench and a first plug is formed in the lower portion of the first trench so as to cover the first dielectric layer. The first plug leaves an upper portion of the sidewall uncovered. A sacrificial layer is formed on the sidewall in the upper portion of the first trench and a second plug is formed in the upper portion of the first trench. The sacrificial layer is removed so as to form a second trench having sidewalls and a bottom. A second dielectric layer is formed in the second trench and extends to the first dielectric layer.Type: ApplicationFiled: June 29, 2012Publication date: January 3, 2013Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Hans Weber, Franz Hirler, Andreas Meiser, Anton Mauder, Kurt Sorschag, Stefan Gamerith, Roman Knoefler
-
Patent number: 8288230Abstract: A transistor with a gate electrode structure is produced by providing a semiconductor body with a first surface, and with a first sacrificial layer extending in a vertical direction of the semiconductor body from the first surface. A first trench extending from the first surface into the semiconductor body is formed by removing the sacrificial layer in a section adjacent the first surface. A second trench is formed by isotropically etching the semiconductor body in the first trench. A third trench is formed below the second trench by removing at least a part of the first sacrificial layer below the second trench. A dielectric layer is formed which at least covers sidewalls of the third trench and which only covers sidewalls of the second trench. A gate electrode is formed on the dielectric layer in the second trench. The gate electrode and dielectric layer in the second trench form the gate electrode structure.Type: GrantFiled: September 30, 2010Date of Patent: October 16, 2012Assignee: Infineon Technologies Austria AGInventors: Hans Weber, Stefan Gamerith, Roman Knoefler, Kurt Sorschag, Anton Mauder