Patents by Inventor Ronald E. Fuhs
Ronald E. Fuhs has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9726723Abstract: A method for scanning a partially functional chip. The method may include applying a failed core map to the partially functional chip, bypassing at least one failed core scan chain, based on contents of the failed core map. The method may also include performing comparisons of scan status information to the failed core map and inhibiting movement of scan data of at least one failed core, based on results of the comparisons.Type: GrantFiled: August 13, 2015Date of Patent: August 8, 2017Assignee: International Business Machines CorporationInventors: Steven M. Douskey, Ronald E. Fuhs
-
Patent number: 9575120Abstract: A method for scanning a partially functional chip. The method may include applying a failed core map to the partially functional chip, bypassing at least one failed core scan chain, based on contents of the failed core map. The method may also include performing comparisons of scan status information to the failed core map and inhibiting movement of scan data of at least one failed core, based on results of the comparisons.Type: GrantFiled: March 29, 2013Date of Patent: February 21, 2017Assignee: International Business Machines CorporationInventors: Steven M. Douskey, Ronald E. Fuhs
-
Publication number: 20150346280Abstract: A method for scanning a partially functional chip. The method may include applying a failed core map to the partially functional chip, bypassing at least one failed core scan chain, based on contents of the failed core map. The method may also include performing comparisons of scan status information to the failed core map and inhibiting movement of scan data of at least one failed core, based on results of the comparisons.Type: ApplicationFiled: August 13, 2015Publication date: December 3, 2015Inventors: Steven M. Douskey, Ronald E. Fuhs
-
Patent number: 8934332Abstract: A system is disclosed for concurrently processing order sensitive data packets. A first data packet from a plurality of sequentially ordered data packets is directed to a first offload engine. A second data packet from the plurality of sequentially ordered data packets is directed to a second offload engine, wherein the second data packet is sequentially subsequent to the first data packet. The second offload engine receives information from the first offload engine, wherein the information reflects that the first offload engine is processing the first data packet. Based on the information received at the second offload engine, the second offload engine processes the second data packet so that critical events in the processing of the first data packet by the first offload engine occur prior to critical events in the processing of the second data packet by the second offload engine.Type: GrantFiled: February 29, 2012Date of Patent: January 13, 2015Assignee: International Business Machines CorporationInventors: Ronald E. Fuhs, Scott M. Willenborg
-
Publication number: 20140298124Abstract: A method for scanning a partially functional chip. The method may include applying a failed core map to the partially functional chip, bypassing at least one failed core scan chain, based on contents of the failed core map. The method may also include performing comparisons of scan status information to the failed core map and inhibiting movement of scan data of at least one failed core, based on results of the comparisons.Type: ApplicationFiled: March 29, 2013Publication date: October 2, 2014Applicant: International Business Machines CorporationInventors: Steven M. Douskey, Ronald E. Fuhs
-
Patent number: 8578069Abstract: A system is disclosed for fetching control instructions for a direct memory access (DMA) engine shared between a plurality of threads. For a data transfer from a first thread by a DMA engine, the DMA engine fetches and processes a predetermined number of control instructions (or work queue elements) for the data transfer, each of the control instructions including an amount and location of data to transfer. The DMA engine determines a total amount of data transferred as a result of the data transfer. The DMA engine then determines a difference between the total amount of data transferred and a threshold amount of data, wherein the threshold amount of data indicates a preferred amount of data to be transferred for the first thread. The predetermined number of control instructions to fetch is updated based on the determined difference.Type: GrantFiled: April 4, 2012Date of Patent: November 5, 2013Assignee: International Business Machines CorporationInventors: Ronald E. Fuhs, Scott M. Willenborg
-
Publication number: 20130268700Abstract: A system is disclosed for fetching control instructions for a direct memory access (DMA) engine shared between a plurality of threads. For a data transfer from a first thread by a DMA engine, the DMA engine fetches and processes a predetermined number of control instructions (or work queue elements) for the data transfer, each of the control instructions including an amount and location of data to transfer. The DMA engine determines a total amount of data transferred as a result of the data transfer. The DMA engine then determines a difference between the total amount of data transferred and a threshold amount of data, wherein the threshold amount of data indicates a preferred amount of data to be transferred for the first thread. The predetermined number of control instructions to fetch is updated based on the determined difference.Type: ApplicationFiled: April 4, 2012Publication date: October 10, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ronald E. Fuhs, Scott M. Willenborg
-
Publication number: 20130223234Abstract: A system is disclosed for concurrently processing order sensitive data packets. A first data packet from a plurality of sequentially ordered data packets is directed to a first offload engine. A second data packet from the plurality of sequentially ordered data packets is directed to a second offload engine, wherein the second data packet is sequentially subsequent to the first data packet. The second offload engine receives information from the first offload engine, wherein the information reflects that the first offload engine is processing the first data packet. Based on the information received at the second offload engine, the second offload engine processes the second data packet so that critical events in the processing of the first data packet by the first offload engine occur prior to critical events in the processing of the second data packet by the second offload engine.Type: ApplicationFiled: February 29, 2012Publication date: August 29, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ronald E. Fuhs, Scott M. Willenborg
-
Patent number: 7970952Abstract: Performance counters are provided for virtualized network interfaces of communications networks, while minimizing the use of hardware resources. A virtualized network interface includes physical resources, as well as logical resources. Dedicated performance counters are provided for the physical resources of the virtualized network interface, as well as for logical partitions coupled to that interface, while non-dedicated performance counters are provided for the logical resources. This enables the provision of performance counters for virtualized network interfaces, while minimizing hardware resources consumed by those interfaces.Type: GrantFiled: May 27, 2009Date of Patent: June 28, 2011Assignee: International Business Machines CorporationInventors: Richard L. Arndt, Bruce L. Beukema, David Craddock, Ronald E. Fuhs, Thomas A. Gregg, Donald W. Schmidt, Bruce M. Walk
-
Patent number: 7895383Abstract: An information processing system is provided which includes a plurality of system resources, and an event queue having a maximum number of entries. An event recording mechanism of the information processing system is operable to make entries regarding events in the event queue, wherein the entries are limited to a predetermined number of active entries in the event queue per each type of event per each of the system resources. In a particular embodiment, the number of entries per each type of event for each of the system resources is limited to one.Type: GrantFiled: March 6, 2008Date of Patent: February 22, 2011Assignee: International Business Machines CorporationInventors: Thomas A. Gregg, Richard L. Arndt, Bruce L. Beukema, David Craddock, Ronald E. Fuhs, Steven L. Rogers, Donald W. Schmidt, Bruce M. Walk
-
Patent number: 7855954Abstract: A method of speculative credit data flow control includes defining a low watermark value as a function of a number of open buffers in a receiving unit; receiving a data packet from a sending unit; determining whether the data packet includes a packet delay indicator; defining a first speculative credit value responsive to receiving the packet delay indicator; defining a second speculative credit value as a function of the first speculative credit value added to a regular credit value; generating a flow control packet including the second speculative credit value; and sending the flow control packet to the sending unit.Type: GrantFiled: July 21, 2008Date of Patent: December 21, 2010Assignee: International Business Machines CorporationInventors: Scott M. Willenborg, Ronald E. Fuhs
-
Publication number: 20100014421Abstract: A method of speculative credit data flow control includes defining a low watermark value as a function of a number of open buffers in a receiving unit; receiving a data packet from a sending unit; determining whether the data packet includes a packet delay indicator; defining a first speculative credit value responsive to receiving the packet delay indicator; defining a second speculative credit value as a function of the first speculative credit value added to a regular credit value; generating a flow control packet including the second speculative credit value; and sending the flow control packet to the sending unit.Type: ApplicationFiled: July 21, 2008Publication date: January 21, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Scott M. Willenborg, Ronald E. Fuhs
-
Patent number: 7647437Abstract: Systems, methods, and software products for moving and/or resizing a producer-consumer queue in memory without stopping all activity is provided so that no data is lost or accidentally duplicated during the move. There is a software consumer and a hardware producer, such as a host channel adapter.Type: GrantFiled: February 11, 2008Date of Patent: January 12, 2010Assignee: International Business Machines CorporationInventors: Richard L. Arndt, David F. Craddock, Ronald E. Fuhs, Thomas A. Gregg, Thomas Schlipf
-
Publication number: 20090234974Abstract: Performance counters are provided for virtualized network interfaces of communications networks, while minimizing the use of hardware resources. A virtualized network interface includes physical resources, as well as logical resources. Dedicated performance counters are provided for the physical resources of the virtualized network interface, as well as for logical partitions coupled to that interface, while non-dedicated performance counters are provided for the logical resources. This enables the provision of performance counters for virtualized network interfaces, while minimizing hardware resources consumed by those interfaces.Type: ApplicationFiled: May 27, 2009Publication date: September 17, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Richard L. Arndt, Bruce L. Beukema, David Craddock, Ronald E. Fuhs, Thomas A. Gregg, Donald W. Schmidt, Bruce M. Walk
-
Patent number: 7548964Abstract: Performance counters are provided for virtualized network interfaces of communications networks, while minimizing the use of hardware resources. A virtualized network interface includes physical resources, as well as logical resources. Dedicated performance counters are provided for the physical resources of the virtualized network interface, as well as for logical partitions coupled to that interface, while non-dedicated performance counters are provided for the logical resources. This enables the provision of performance counters for virtualized network interfaces, while minimizing hardware resources consumed by those interfaces.Type: GrantFiled: October 11, 2005Date of Patent: June 16, 2009Assignee: International Business Machines CorporationInventors: Richard L. Arndt, Bruce L. Beukema, David Craddock, Ronald E. Fuhs, Thomas A. Gregg, Donald W. Schmidt, Bruce M. Walk
-
Publication number: 20080196041Abstract: An information processing system is provided which includes a plurality of system resources, and an event queue having a maximum number of entries. An event recording mechanism of the information processing system is operable to make entries regarding events in the event queue, wherein the entries are limited to a predetermined number of active entries in the event queue per each type of event per each of the system resources. In a particular embodiment, the number of entries per each type of event for each of the system resources is limited to one.Type: ApplicationFiled: March 6, 2008Publication date: August 14, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Thomas A. Gregg, Richard L. Arndt, Bruce L. Beukema, David Craddock, Ronald E. Fuhs, Steven L. Rogers, Donald W. Schmidt, Bruce M. Walk
-
Publication number: 20080148008Abstract: Systems, methods, and software products for moving and/or resizing a producer-consumer queue in memory without stopping all activity is provided so that no data is lost or accidentally duplicated during the move. There is a software consumer and a hardware producer, such as a host channel adapter.Type: ApplicationFiled: February 11, 2008Publication date: June 19, 2008Applicant: International Business Machine CorporationInventors: Richard L. Arndt, David F. Craddock, Ronald E. Fuhs, Thomas A. Gregg, Thomas Schlipf
-
Patent number: 7366813Abstract: An information processing system is provided which includes a plurality of system resources, and an event queue having a predetermined number of entries. An event recording mechanism of the information processing system is operable to make entries regarding events in the event queue, wherein the entries are limited to a predetermined number of active entries in the event queue per each type of event per each of the system resources. In a particular embodiment, the number of entries per each type of event for each of the system resources is limited to one.Type: GrantFiled: June 19, 2007Date of Patent: April 29, 2008Assignee: International Business Machines CorporationInventors: Thomas A. Gregg, Richard L. Arndt, Bruce L. Beukema, David Craddock, Ronald E. Fuhs, Steven L. Rogers, Donald W. Schmidt, Bruce M. Walk
-
Patent number: 7356625Abstract: Systems, methods, and software products for moving and/or resizing a producer-consumer queue in memory without stopping all activity is provided so that no data is lost or accidentally duplicated during the move. There is a software consumer and a hardware producer, such as a host channel adapter.Type: GrantFiled: October 29, 2004Date of Patent: April 8, 2008Assignee: International Business Machines CorporationInventors: Richard L. Arndt, David F. Craddock, Ronald E. Fuhs, Thomas A. Gregg, Thomas Schlipf
-
Patent number: 7324525Abstract: A method for coalescing acknowledge packets within a server is disclosed. A Read Request queue having multiple queue pair entries is provided. Each of the queue pair entries includes a packet sequence number (PSN) field and an indicator field. In response to a receipt of a Write Request packet, an indicator field of a queue pair entry is set to indicate that an Ack packet has been queued within the queue pair entry, and a PSN of the Write Request packet is written into a PSN field of the queue pair entry. In addition, a Queue Write Pointer is maintained to point to the queue pair entry. In response to a receipt of a Read Request packet, the indicator field of the queue pair entry is set to indicate that a Read Request packet has been queued within the queue pair entry, and a PSN of the Read Request packet is written into the PSN field of the queue pair entry. Also, the Queue Write Pointer is advanced to point to a queue pair entry that is subsequent to the queue pair entry.Type: GrantFiled: December 9, 2004Date of Patent: January 29, 2008Assignee: International Business Machines CorporationInventors: Ronald E. Fuhs, Calvin C. Paynton, Steven L. Rogers, Nathaniel P. Sellin, Scott M. Willenborg