Patents by Inventor Ronen Perets
Ronen Perets has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7873814Abstract: An apparatus comprising a circuit configured to translate instruction codes of a first instruction set into sequences of instruction codes of a second instruction set that emulate a functionality of the instruction codes of the first instruction set.Type: GrantFiled: December 22, 2000Date of Patent: January 18, 2011Assignee: LSI CorporationInventors: Ariel Cohen, Ronen Perets, Boris Zemlyak
-
Patent number: 6990567Abstract: An apparatus comprising a processor and a translator circuit. The processor may (i) comprise a number of internal registers and (ii) be configured to manipulate contents of the internal registers in response to instruction codes of a first instruction set. The translator circuit may be configured to implement a stack using one or more of the internal registers of the processor.Type: GrantFiled: December 22, 2000Date of Patent: January 24, 2006Assignee: LSI Logic CorporationInventors: Ariel Cohen, Ronen Perets, Boris Zemlyak
-
Patent number: 6718539Abstract: An apparatus comprising a translator circuit and a cache. The translator circuit may be configured to (i) translate one or more first instruction codes of a first instruction set into second instruction codes of a second instruction set, (ii) present the second instruction codes to a processor, and (iii) allow interrupts to the processor to be handled seamlessly.Type: GrantFiled: December 22, 2000Date of Patent: April 6, 2004Assignee: LSI Logic CorporationInventors: Ariel Cohen, Ronen Perets, Boris Zemlyak
-
Patent number: 6691306Abstract: An apparatus comprising a circuit configured to (i) translate one or more instruction codes of a first instruction set into a sequence of instruction codes of a second instruction set and (ii) present the sequence of instruction codes of the second instruction set in response to a predetermined number of addresses.Type: GrantFiled: December 22, 2000Date of Patent: February 10, 2004Assignee: LSI Logic CorporationInventors: Ariel Cohen, Ronen Perets, Boris Zemlyak
-
Patent number: 6625572Abstract: Clock cycle simulation involves modeling of clock cycles in a hardware module with a software model. Each simulated clock cycle involves several individual stages: Start, Execute, and End. During the start stage, output pin values for the model are calculated from an initial state of the module being simulated. Between the start stage and the execution stage, a combinatorial function of the modules outputs can be calculated. These calculated functions may be used as inputs to the modules in the execution stage. Afterwards, during the execute stage, input pin values are received by the model and the next state of the module is calculated based upon the current module state and the input pin values. Finally, during the last stage, i.e., the end stage, the internal state is updated; the internal state is defined as a set of the module's internal register and memory values.Type: GrantFiled: December 22, 1999Date of Patent: September 23, 2003Assignee: LSI Logic CorporationInventors: Boris Zemlyak, Ronen Perets, Brian F. Schoner
-
Patent number: 6564316Abstract: There is disclosed a state machine made up of a delay slot path and a no operation path, both made up of nodes with arcs connecting between them. There are arcs between the nodes of the delay slot path and the nodes of the no operation path. The number of nodes in the no operation path is equivalent to the number of available delay slots. The path taken for a specific instruction along the delay slot path, the no operation path and the arcs depends on the number of delay slots which the specific instruction utilizes. There is also disclosed a method for executing non-sequential instructions as performed by the state machine of the present invention.Type: GrantFiled: September 9, 1999Date of Patent: May 13, 2003Assignee: Parthusceva Ltd.Inventors: Ronen Perets, Bat-Sheva Ovadia, Yael Gross, Eran Briman, Rakefet Freedman
-
Patent number: 6535900Abstract: A processor made up of a computation unit, an accumulator unit, a saturation determination unit and a saturation unit. The computation unit operates on one or more operands of W bits. The accumulator unit stores the output of the computation unit, in W bits. The saturation determination unit detects overflow in parallel with latching of the output of the computation unit. Overflow occurs when the operand latched by the accumulator represents a number having more than A significant bits, where A is less than W. The saturation unit provides saturation operands to the computation unit when the operand latched in the accumulator unit represents a number having more than A significant bits. Furthermore, the processor has saturation operands of either (+2A−1−1) or −2A−1. A method for using the processor is also disclosed.Type: GrantFiled: September 8, 1999Date of Patent: March 18, 2003Assignee: DSP Group Ltd.Inventors: Ronen Perets, Yael Gross, Moshe Sheier
-
Patent number: 6513106Abstract: A method and system for implementing a mirror addressing scheme in conjunction with a symmetrical data table are disclosed. The method includes receiving a first address. In response to determining that the first address corresponds to an upper portion of a data table, generating a second address from the first address, where the second address corresponds to a lower portion of the data table. The method further includes using the second memory address to access a memory array, whereby data corresponding to the upper portion of the data table is accessed from the lower portion of the data table. In one embodiment, determining that the first address corresponds to an upper portion of the data table is achieved by determining upper segment and lower segment boundaries for the first memory address determining that the most significant bit of the lower segment is asserted.Type: GrantFiled: November 26, 1999Date of Patent: January 28, 2003Assignee: LSI Logic CorporationInventors: Winnie Lau, Ronen Perets
-
Patent number: 6407961Abstract: A memory array includes a memory unit and a dual access controller. The memory unit stores a multiplicity of words and has a plurality of word lines each of which accesses a row of words. The memory unit is divided into a left memory unit and a right memory unit, each having generally half of the storage space of the memory unit, the left memory unit having left half word lines and the right memory unit having right half word lines. The dual access controller receives a word address N and a word separation amount S and activates the columns and half rows of the memory unit in which a main word and a second word S words from the main word are found. In one embodiment useful for neighboring words, the left memory unit holds the words with even addresses and the right memory unit holds the words with odd addresses. In another embodiment, the left memory unit holds the first four words of an eight word set and the right memory unit holds the second four words.Type: GrantFiled: November 13, 2000Date of Patent: June 18, 2002Assignee: DSP Group, Ltd.Inventors: Ronen Perets, Yael Gross, Bat-Sheva Ovadia, Avigdor Faians, Eran Briman, Rakefet Freedman, Ilana Tal
-
Patent number: 6188632Abstract: A memory array includes a memory unit and a dual access controller. The memory unit stores a multiplicity of words and has a plurality of word lines each of which accesses a row of words. The memory unit is divided into a left memory unit and a right memory unit, each having generally half of the storage space of the memory unit, the left memory unit having left half word lines and the right memory unit having right half word lines. The dual access controller receives a word address N and a word separation amount S and activates the columns and half rows of the memory unit in which a main word and a second word S words from the main word are found. In one embodiment useful for neighboring words, the left memory unit holds the words with even addresses and the right memory unit holds the words with odd addresses. In another embodiment, the left memory unit holds the first four words of an eight word set and the right memory unit holds the second four words.Type: GrantFiled: January 6, 1999Date of Patent: February 13, 2001Assignee: DSP Semiconductors Ltd.Inventors: Ronen Perets, Yael Gross, Bat-Sheva Ovadia, Avigdor Faians, Eran Briman, Rakefet Freedman, Ilana Tal
-
Patent number: 5537576Abstract: A data processing and addressing unit for processing a set of either first or second type instructions having associated therewith operands stored in a single memory bank and operands stored in two memory banks, respectively. First and second memory banks are mapped in continuous memory address space such that a bottom address of the second memory bank is contiguous with a top address of the first memory bank. A method is employed for mapping the first and second memory banks so as to permit memory expansion or contraction while permitting the first and second memory banks to be configured as a single continuous buffer or as two distinct buffers, as required.Type: GrantFiled: June 23, 1993Date of Patent: July 16, 1996Assignees: DSP Semiconductors Ltd., DSP Semiconductors USA, Inc.Inventors: Ronen Perets, Yair Be'ery, Bat-Sheva Ovadia, Yael Gross, Yakov Milstein, Gideon Wertheizer
-
Patent number: 5463749Abstract: An improved cyclical buffer having an integer M number of memory locations in respect of which a number STEP of consecutive memory locations are required to be accessed in a single operation and having a predetermined START location defining an initial memory location to be accessed. M is constrained to be an integer multiple of STEP and the k least significant bits of START are zero where k is the minimal integer satisfying the relation 2.sup.k >M-.vertline.STEP.vertline.. The result is the same as the general MODULO algorithm employed in conventional cyclical buffers but without the cost of implementing the complete MODULO function. An apparatus for generating successive addresses involves an ADDER and a k-bit COMPARATOR coupled via a MULTIPLEXER to an address register such that the k-least significant bits of the ADDER or M-.vertline.STEP.vertline. or 0 is fed to the k-least significant bits of the address register depending on the output of the k-bit COMPARATOR.Type: GrantFiled: January 13, 1993Date of Patent: October 31, 1995Assignees: DSP Semiconductors Ltd, DSP Semiconductors USA, Inc.Inventors: Gideon Wertheizer, Yair Be'ery, Bat-Sheva Ovadia, Yael Gross, Ronen Perets, Yakov Milstein