Patents by Inventor Ross A. Donelly
Ross A. Donelly has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6983431Abstract: A method and system for the simultaneous placement of large and small cells in an electronic circuit. A coarse placement using well known methods may provide an initial placement of cells. Cells meeting a size criteria may be selected for further processing. An optimum cell orientation may be determined. An optimum axis of movement for separation may be determined. Overlapping cells may be separated and their positions may be optimized in both horizontal and vertical directions. Any cell moved from its initial placement may be fixed so as not to be moved during subsequent placements. This process may be repeated for cells meeting a new, generally smaller, size criteria. A well known detailed placement process may finalize a design. In this novel manner, large and small cells may be automatically simultaneously placed, deriving speed and quality advantages over prior art methods.Type: GrantFiled: May 9, 2003Date of Patent: January 3, 2006Assignee: Synopsys, Inc.Inventors: Ross A. Donelly, William C. Naylor, Jason R. Woolever
-
Patent number: 6948143Abstract: A method and system of constrained optimization with linear constraints to remove overlap among cells of an integrated circuit. A coarse placement using well known methods may provide an initial placement of cells. Overlapping cells are separated. Any cell moved to its initial placement may be fixed so as not to be moved during subsequent placements. A plurality of linear inequalities representing allowable placements of a plurality of cells of a layout is generated. An objective function measuring cell movement subject to the constraints of the plurality of inequalities is minimized. The objective function minimizes cell movement from the initial cell placement. In this novel manner, large and small cells may be automatically simultaneously placed, deriving speed and quality advantages over prior art methods.Type: GrantFiled: May 9, 2003Date of Patent: September 20, 2005Assignee: Synopsys, Inc.Inventors: Ross A. Donelly, William C. Naylor, Jason R. Woolever
-
Publication number: 20040225982Abstract: A method and system of constrained optimization with linear constraints to remove overlap among cells of an integrated circuit. A coarse placement using well known methods may provide an initial placement of cells. Overlapping cells are separated. Any cell moved to its initial placement may be fixed so as not to be moved during subsequent placements. A plurality of linear inequalities representing allowable placements of a plurality of cells of a layout is generated. An objective function measuring cell movement subject to the constraints of the plurality of inequalities is minimized. The objective function minimizes cell movement from the initial cell placement. In this novel manner, large and small cells may be automatically simultaneously placed, deriving speed and quality advantages over prior art methods.Type: ApplicationFiled: May 9, 2003Publication date: November 11, 2004Inventors: Ross A. Donelly, William C. Naylor, Jason R. Woolever
-
Publication number: 20040225971Abstract: A method and system for the simultaneous placement of large and small cells in an electronic circuit. A coarse placement using well known methods may provide an initial placement of cells. Cells meeting a size criteria may be selected for further processing. An optimum cell orientation may be determined. An optimum axis of movement for separation may be determined. Overlapping cells may be separated and their positions may be optimized in both horizontal and vertical directions. Any cell moved from its initial placement may be fixed so as not to be moved during subsequent placements. This process may be repeated for cells meeting a new, generally smaller, size criteria. A well known detailed placement process may finalize a design. In this novel manner, large and small cells may be automatically simultaneously placed, deriving speed and quality advantages over prior art methods.Type: ApplicationFiled: May 9, 2003Publication date: November 11, 2004Inventors: Ross A. Donelly, William C. Naylor, Jason R. Woolever
-
Patent number: 6766500Abstract: A computer implemented process for the automatic creation of integrated circuit (IC) geometry including a multiple pass process flow using multiple passes of direct timing driven placement after a first pass of non-direct timing driven placement. First, a high level description of the circuit design may be synthesized. Next, a non-direct timing driven placement process may place the design. Then the placed design may be routed. Alternatively, routability may be estimated. After routing, a modified design may be resynthesized. The resynthesized design may then be placed according to a direct timing driven placement process. This sequence may be repeated several times.Type: GrantFiled: December 6, 2001Date of Patent: July 20, 2004Assignee: Synopsys, Inc.Inventors: Ross A. Donelly, William C. Naylor, Michael Fu
-
Patent number: 6671859Abstract: A computer implemented process for automatic creation of integrated circuit (IC) geometry using a computer. The present invention includes a general unconstrained non-linear optimization method to generate coarse placement of cells on a 2-dimensional silicon chip or circuit board. In one embodiment, the coarse placer can also be used to automatically size cells, insert and size buffers, and aid in timing driven structuring of the placed circuit. The coarse placer is used in conjunction with other automatic design tools such as a detailed placer and an automatic wire router. A master objective function (MOF) is defined which evaluates a particular cell placement. A non-linear optimization process finds an assignment of values to the function variables which minimizes the MOF. The MOF is a weighted sum of functions which evaluate various metrics. An important metric for consideration is the density metric, which measures how well spread out the cells are in the placement.Type: GrantFiled: January 24, 2001Date of Patent: December 30, 2003Assignee: Synopsys, Inc.Inventors: William C. Naylor, Ross Donelly, Lu Sha
-
Patent number: 6665851Abstract: A method and system for the quick placement of electronic circuits using orthogonal one dimensional placements. All circuits of a design may be placed in a linear dimension to obtain a first placement. Next, those same circuits may be placed in a second linear dimension, orthogonal to the first dimension, in order to obtain a second placement. Finally, a two dimensional placement for the circuits may be created by selecting for each circuit element a first coordinate from the first placement and a second coordinate from the second placement.Type: GrantFiled: December 4, 2001Date of Patent: December 16, 2003Assignee: Synopsys, Inc.Inventors: Ross A. Donelly, William C. Naylor
-
Patent number: 6662348Abstract: A computer implemented process for automatic creation of integrated circuit (IC) geometry using a computer. The present invention includes a general unconstrained non-linear optimization method to generate coarse placement of cells on a 2-dimensional silicon chip or circuit board. In one embodiment, the coarse placer can also be used to automatically size cells, insert and size buffers, and aid in timing driven structuring of the placed circuit. The coarse placer is used in conjunction with other automatic design tools such as a detailed placer and an automatic wire router. A master objective function (MOF) is defined which evaluates a particular cell placement. A non-linear optimization process finds an assignment of values to the function variables which minimizes the MOF. The MOF is a weighted sum of functions which evaluate various metrics. An important metric for consideration is the density metric, which measures how well, spread out the cells are in the placement.Type: GrantFiled: July 20, 2001Date of Patent: December 9, 2003Assignee: Synopsys, Inc.Inventors: William C. Naylor, Ross Donelly, Lu Sha
-
Patent number: 6301693Abstract: A computer implemented process for automatic creation of integrated circuit (IC) geometry using a computer. The present invention includes a general unconstrained non-linear optimization method to generate coarse placement of cells on a 2-dimensional silicon chip or circuit board. In one embodiment, the coarse placer can also be used to automatically size cells, insert and size buffers, and aid in timing driven structuring of the placed circuit. The coarse placer is used in conjunction with other automatic design tools such as a detailed placer and an automatic wire router. A master objective function (MOF) is defined which evaluates a particular cell placement. A non-linear optimization process finds an assignment of values to the function variables which minimizes the MOF. The MOF is a weighted sum of functions which evaluate various metrics. An important metric for consideration is the density metric, which measures how well spread out the cells are in the placement.Type: GrantFiled: December 16, 1998Date of Patent: October 9, 2001Assignee: Synopsys, Inc.Inventors: William C. Naylor, Ross Donelly, Lu Sha
-
Patent number: 6282693Abstract: A computer implemented process for automatic creation of integrated circuit (IC) geometry using a computer. The present invention includes a general unconstrained non-linear optimization method to generate coarse placement of cells on a 2-dimensional silicon chip or circuit board. In one embodiment, the coarse placer can also be used to automatically size cells, insert and size buffers, and aid in timing driven structuring of the placed circuit. The coarse placer is used in conjunction with other automatic design tools such as a detailed placer and an automatic wire router. A master objective function (MOF) is defined which evaluates a particular cell placement. A non-linear optimization process finds an assignment of values to the function variables which minimizes the MOF. The MOF is a weighted sum of functions which evaluate various metrics. An important metric for consideration is the density metric, which measures how well spread out the cells are in the placement.Type: GrantFiled: December 16, 1998Date of Patent: August 28, 2001Assignee: Synopsys, Inc.Inventors: William C. Naylor, Ross Donelly, Lu Sha
-
Patent number: 6212666Abstract: A method and apparatus that displays a “delay chart” on a display screen, using a variety of user-selected formats and representing delays of a circuit being debugged. These formats include right-to-left and left-to-right displays. The displays can optionally have duplicative paths merged and zero delay paths removed. The invention also allows the designer to select various parts of the delay chart and then automatically highlights related portions of HDL code for the circuit (which also is displayed on the display screen). Conversely, the designer can select portions of the HDL code and the invention will automatically highlight related portions of the delay chart. Thus, the designer can easily determine which parts of the HDL caused large delays in the circuit being designed and can easily change those parts of the HDL in an attempt to obtain more desirable timing.Type: GrantFiled: November 4, 1996Date of Patent: April 3, 2001Assignee: Synopsys, Inc.Inventors: Karl W. Gohl, Ross A. Donelly, Helmut Hissen
-
Patent number: 5454070Abstract: Computer based images are normally provided in the form of large amounts of data on a pixel by pixel basis. Method and apparatus (25) are disclosed for converting this pixel based data (7,8,9-16,17) to spline based data (FIG. 5) wherein the characteristics present in the pixel based data are substantially retained in the spline based version of the image.Type: GrantFiled: January 13, 1994Date of Patent: September 26, 1995Assignees: Canon Kabushiki Kaisha, Canon Information Systems & Research AustraliaInventors: Ross A. Donelly, Jim Mulhearn