Abstract: The invention provides a way of protecting a differential pair of transistors by providing a current path between input terminals of the transistors, while limiting the voltage across reversed biased junctions of the transistors. The invention also allows a larger swing of input voltage at the input terminals of the transistors. According to the present invention, an electrostatic discharge protection circuit is provided for protecting a differential pair of transistors. Each transistor includes first and second terminals and an input terminal. The second terminals of the transistors are connected to each other. The circuit comprises a pair of bypassing circuits and a clamping circuit. Each bypassing circuit is connected in parallel with a junction formed by the input and second terminals of an associated one of the transistors to limit a voltage across the junction when the junction is reverse biased.

Abstract: An ESD diode protects a circuit against electrostatic discharge (ESD). The ESD diode has four adjacent regions. The first and third regions are formed by doping a semiconductor substrate so that it has a P-type conductivity. The second and fourth regions are formed by doping the semiconductor substrate so that it has an N-type conductivity. The first region is for connection to a signal terminal of the circuit being protected when the fourth region is connected to a positive power line of the circuit. The fourth region is for connection to the signal terminal when the first region is connected to the ground line or a negative power line of the circuit.

Abstract: The invention provides a way of protecting a differential pair of transistors by providing a current path between input terminals of the transistors, while limiting the voltage across reversed biased junctions of the transistors. The invention also allows a larger swing of input voltage at the input terminals of the transistors. According to the present invention, an electrostatic discharge protection circuit is provided for protecting a differential pair of transistors. Each transistor includes first and second terminals and an input terminal. The second terminals of the transistors are connected to each other. The circuit comprises a pair of bypassing circuits and a clamping circuit. Each bypassing circuit is connected in parallel with a junction formed by the input and second terminals of an associated one of the transistors to limit a voltage across the junction when the junction is reverse biased.

Abstract: A circuit arrangement provides a way of protecting a differential pair of bipolar transistors by diverting the current into an n-channel MOSFET which is driven into conduction during an ESD event and allows a larger swing of input voltage than the anti-parallel diode pair. No extra processing steps are required and the MOSFET is driven on, rather than relying on parasitic bipolar npn transistor triggering into snap-back as in the grounded gate NMOS transistor that is commonly used for ESD protection in CMOS integrated circuits. An ESD protection circuit is provided for protecting a differential pair of transistors having two input terminals.

Abstract: A bi-directional ESD diode protects a circuit against electrostatic discharge (ESD). The bi-directional diode has a first device and a second device, each including a first region and a third region formed by doping a semiconductor substrate so that it has a P-type conductivity; and a second region and a fourth region formed by doping the semiconductor substrate so that it has an N-type conductivity. The first region of the first device and the fourth region of the second device are for connection to an anode terminal of the bi-directional diode. The fourth region of the first device and the first region of the second device are for connection a cathode terminal of the bi-directional diode. The anode terminal is for connection to a signal terminal of the circuit when the cathode terminal is connected to a positive power line of the circuit, and the cathode terminal is for connection to the signal terminal when the anode terminal is connected to a ground line or a negative power line of the circuit.

Abstract: The invention provides a way of protecting a differential pair of bipolar transistors by diverting the current into an n-channel MOSFET which is driven into conduction during an ESD event and allows a larger swing of input voltage than the anti-parallel diode pair. No extra processing steps are required and the MOSFET is driven on, rather than relying on parasitic bipolar npn transistor triggering into snap-back as in the grounded gate NMOS transistor that is commonly used for ESD protection in CMOS integrated circuits. According to the present invention, an ESD protection circuit is provided for protecting a differential pair of transistors having two input terminals.

Abstract: An integrated circuit includes electrostatic discharge (ESD) protection circuits coupled to protect I/O pins and or operational circuits from damage due to ESD events. The ESD protection circuits are coupled to fuses which in turn are coupled to external program pin(s) of the IC. The fuses can be opened via the external program pin(s) to substantially completely remove the capacitive loading on the I/O pins as well as any internal circuitry within the IC. The ESD circuits may protect against ESD damage during testing, packaging, shipping and installation into a system, and then be subsequently removed via the external program pins, such as upon first application of power to the IC via the system. Because fuses are used, the added capacitive loading of the deselection circuit is substantially zero and much less than active switching elements. The ESD deselection structure is beneficial for very high frequency RF circuits, where capacitive loading problems are particularly acute.