Patents by Inventor Roy C. Iggulden
Roy C. Iggulden has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Post chemical mechanical polishing etch for improved time dependent dielectric breakdown reliability
Patent number: 8465657Abstract: Disclosed are a damascene and dual damascene processes both of which incorporate the use of a release layer to remove trace amounts of residual material between metal interconnect lines. The release layer is deposited onto a dielectric layer. The release layer comprises an organic material, a dielectric material, a metal or a metal nitride. Trenches are etched into the dielectric layer. The trenches are lined with a liner and filled with a conductor. The conductor and liner materials are polished off the release layer. However, trace amounts of the residual material may remain. The release layer is removed (e.g., by an appropriate solvent or wet etching process) to remove the residual material. If the trench is formed such that the release layer overlaps the walls of the trench, then when the release layer is removed another dielectric layer can be deposited that reinforces the corners around the top of the metal interconnect line.Type: GrantFiled: August 3, 2007Date of Patent: June 18, 2013Assignee: International Business Machines CorporationInventors: Kaushik Chanda, James J. Demarest, Ronald G. Filippi, Roy C. Iggulden, Edward W. Kiewara, Ping-Chuan Wang, Yun-Yu Wang -
Patent number: 7560375Abstract: Methods of forming a gas dielectric structure for a semiconductor structure by using a sacrificial layer. In particular, one embodiment of the invention includes forming an opening for semiconductor structure in a dielectric layer on a substrate; depositing a sacrificial layer over the opening; performing a directional etch on the sacrificial layer to form a sacrificial layer sidewall on the opening; depositing a conductive liner over the opening; depositing a metal in the opening; planarizing the metal and the conductive liner; removing the sacrificial layer sidewall to form a void; and depositing a cap layer over the void to form the gas dielectric structure. The invention is easily implemented in damascene wire formation processes, and improves structural stability.Type: GrantFiled: September 30, 2004Date of Patent: July 14, 2009Assignee: International Business Machines CorporationInventors: Ronald G. Filippi, Roy C. Iggulden, Edward W. Kiewra, Ping-Chuan Wang
-
Patent number: 7473636Abstract: In the back end of an integrated circuit employing dual-damascene interconnects, the interconnect members have a first non-conformal liner that has a thicker portion at the top of the trench level of the interconnect; and a conformal second liner that combines with the first liner to block diffusion of the metal fill material.Type: GrantFiled: January 12, 2006Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Kaushik Chanda, James J. Demarest, Ronald G. Filippi, Roy C. Iggulden, Edward W. Kiewra, Vincent J. McGahay, Ping-Chuan Wang, Yun-Yu Wang
-
Patent number: 7361584Abstract: A method and structure for the detection of residual liner materials after polishing in a damascene processes includes an integrated circuit comprising a substrate; a dielectric layer over the substrate; a marker layer over the dielectric layer; a liner over the marker layer and dielectric layer; and a metal layer over the liner, wherein the marker layer comprises ultraviolet detectable material, which upon excitation by an ultraviolet ray signals an absence of the metal layer and the liner over the marker layer. Moreover, the marker layer comprises a separate layer from the dielectric layer. Additionally, the ultraviolet detectable material comprises fluorescent material or phosphorescent material.Type: GrantFiled: November 4, 2004Date of Patent: April 22, 2008Assignee: International Business Machines CorporationInventors: Ronald G. Filippi, Roy C. Iggulden, Edward W. Kiewra, Stephen K. Loh, Ping-Chuan Wang
-
Patent number: 7287325Abstract: Disclosed are a damascene and dual damascene processes both of which incorporate the use of a release layer to remove trace amounts of residual material between metal interconnect lines. The release layer is deposited onto a dielectric layer. The release layer comprises an organic material, a dielectric material, a metal or a metal nitride. Trenches are etched into the dielectric layer. The trenches are lined with a liner and filled with a conductor. The conductor and liner materials are polished off the release layer. However, trace amounts of the residual material may remain. The release layer is removed (e.g., by an appropriate solvent or wet etching process) to remove the residual material. If the trench is formed such that the release layer overlaps the walls of the trench, then when the release layer is removed another dielectric layer can be deposited that reinforces the corners around the top of the metal interconnect line.Type: GrantFiled: May 10, 2005Date of Patent: October 30, 2007Assignee: International Business Machines CorporationInventors: Kaushik Chanda, James J. Demarest, Ronald G. Filippi, Roy C. Iggulden, Edward W. Kiewra, Ping-Chuan Wang, Yun-Yu Wang
-
Patent number: 6960306Abstract: In a method of fabricating a metallization structure during formation of a microelectronic device, the improvement of reducing metal shorts in blanket metal deposition layers later subjected to reactive ion etching, comprising: a) depositing on a first underlayer, a blanket of an aluminum compound containing an electrical short reducing amount of an alloy metal in electrical contact with the underlayer; b) depositing a photoresist and exposing and developing to leave patterns of photoresist on the blanket aluminum compound containing an electrical short reducing amount of an alloy metal; and c) reactive ion etching to obtain an aluminum compound containing an alloy metal line characterized by reduced shorts in amounts less than the aluminum compound without said short reducing amount of alloy metal.Type: GrantFiled: July 31, 2002Date of Patent: November 1, 2005Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Roy C. Iggulden, Padraic Shafer, Kwong Hon (Keith) Wong, Michael M. Iwatake, Jay W. Strane, Thomas Goebel, Donna D. Miura, Chet Dziobkowski, Werner Robl, Brian Hughes
-
Patent number: 6887785Abstract: A semiconductor device with openings of differing depths in a substrate or layer is described, as are related methods for its manufacture. Through selective deposition of a single mask layer, whereby low aspect ratio openings are substantially coated while high aspect ratio are at most partially coated, subsequent etching of the substrate or layer is restricted to uncoated portions of the high aspect ratio openings. The result is a substrate or layer with openings of more than one depth using a single mask layer. In a second embodiment, the selective deposition of a single mask layer is utilized to etch a layer while protecting underlying structures from etching. In a third embodiment, the selective deposition of a single mask layer is utilized to etch an opening into a layer wherein the opening has a sub-lithographic diameter, i.e., the diameter of the opening is smaller than can be achieved with the particular lithographic technique employed.Type: GrantFiled: May 13, 2004Date of Patent: May 3, 2005Assignee: International Business Machines CorporationInventors: David M. Dobuzinsky, Carl J. Radens, Roy C. Iggulden, Jay W. Strane, Keith K. H. Wong
-
Patent number: 6870263Abstract: A conductor for interconnecting integrated circuit components having improved reliability. The conductor includes a liner surrounding at least three surfaces of the conductor, producing a low textured conductor. It has been found that low textured conductor results in improved electromigration lifetime.Type: GrantFiled: March 31, 1998Date of Patent: March 22, 2005Assignee: Infineon Technologies AGInventors: Lawrence A. Clevenger, Ronald G. Filippi, Mark Hoinkis, Jeffery L. Hurd, Roy C. Iggulden, Herbert Palm, Hans W. Poetzlberger, Kenneth P. Rodbell, Florian Schnabel, Stefan Weber, Ebrahim A. Mehter
-
Patent number: 6734097Abstract: A method of filling a damascene structure with liner and W characterized by improved resistance and resistance spread and adequate adhesion comprising: a given damascene structure coated by a liner which purposely provides poor step coverage into the afore mentioned structure, followed by a CVD W deposition, and followed by a metal isolation technique.Type: GrantFiled: September 28, 2001Date of Patent: May 11, 2004Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Roy C. Iggulden, Padraic Shafer, Werner Robl, Kwong Hon Wong
-
Publication number: 20040020891Abstract: In a method of fabricating a metallization structure during formation of a microelectronic device, the improvement of reducing metal shorts in blanket metal deposition layers later subjected to reactive ion etching, comprising:Type: ApplicationFiled: July 31, 2002Publication date: February 5, 2004Applicants: Infineon Technologies North America Corp., International Business Machines Corporation or ITR, LP; IT AG; UMC, etc.Inventors: Roy C. Iggulden, Padraic Shafer, Kwong Hon Wong, Michael M. Iwatake, Jay W. Strane, Thomas Goebel, Donna D. Miura, Chet Dziobkowski, Wemer Robl, Brian Hughes
-
Patent number: 6635564Abstract: High aspect ratio vias formed in a first insulating layer covering a semiconductor substrate (body) are filled with conductors in a manner that both reduces the number of processing steps and allows an alignment tool (stepper) to align to alignment and overlay marks. Sidewalls and a bottom of each via are coated with a composite layer of titanium, titanium nitride, and a chemical vapor deposited seed layer of aluminum. A physical vapor deposited layer of aluminum is then formed while the structure is heated to about 400 degrees C. to completly fill the vias and to overfill same to form a blanket layer of aluminum above the first insulating layer (34). The blanket layer of aluminum is then patterned and portions not covered by the pattern are removed to result in columns of aluminum. A second insulating layer is then formed around the columns of aluminum. The ends of the columns at a top of the second insulating layer lie in a relatively common plane to which steppers can relatively easily align patterns.Type: GrantFiled: September 14, 2000Date of Patent: October 21, 2003Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Stefan Weber, Roy C. Iggulden
-
Publication number: 20030068894Abstract: A method of filling a damascene structure with liner and W characterized by improved resistance and resistance spread and adequate adhesion comprising: a given damascene structure coated by a liner which purposely provides poor step coverage into the afore mentioned structure, followed by a CVD W deposition, and followed by a metal isolation technique.Type: ApplicationFiled: September 28, 2001Publication date: April 10, 2003Applicant: Infineon Technologies North America Corp.Inventors: Roy C. Iggulden, Padraic Shafer, Werner Robl, Kwong Hon Wong
-
Patent number: 6413866Abstract: A method of enriching the surface of a substrate with a solute material that was originally dissolved in the substrate material, to yield a uniform dispersion of the solute material at the substrate surface. The method generally entails the use of a solvent material that is more reactive than the solute material to a chosen reactive agent. The surface of the substrate is reacted with the reactive agent to preferentially form a reaction compound of the solvent material at the surface of the substrate. As the compound layer develops, the solute material segregates or diffuses out of the compound layer and into the underlying substrate, such that the region of the substrate nearest the compound layer becomes enriched with the solute material. At least a portion of the compound layer is then removed without removing the underlying enriched region of the substrate.Type: GrantFiled: March 15, 2000Date of Patent: July 2, 2002Assignee: International Business Machines CorporationInventors: Horatio S. Wildman, Lawrence A. Clevenger, Chenting Lin, Kenneth P. Rodbell, Stefan Weber, Roy C. Iggulden, Maria Ronay, Florian Schnabel
-
Patent number: 6383920Abstract: The present invention relates generally to a method of enclosing a via in a dual damascene process. In one embodiment of the disclosed method, the via is etched first and a first barrier metal or liner is deposited in the via, the trench is then etched and a second barrier metal or liner is deposited in the trench, and finally the via and trench are filled or metallized in a dual damascene process, thereby forming a via or interconnect and a line. Alternatively, the trench may be etched first and a first barrier metal or liner deposited in the trench, then the via is etched and a second barrier metal or liner is deposited in the via, and finally the trench and via are filled or metallized in a dual damascene process. The barrier metal or liner encloses the via, thereby reducing void formation due to electromigration.Type: GrantFiled: January 10, 2001Date of Patent: May 7, 2002Assignee: International Business Machines CorporationInventors: Ping-Chuan Wang, Ronald G. Filippi, Robert D. Edwards, Edward W. Kiewra, Roy C. Iggulden
-
Patent number: 6361880Abstract: A method is provided in which intermediate sized structures can be filled without forming voids during the fill process. The methods involve use of a sequence of CVD/PVD/CVD/PVD steps. The methods are especially effective for filling “intermediate” size features in damascene and dual damascene structures.Type: GrantFiled: December 22, 1999Date of Patent: March 26, 2002Assignees: International Business Machines Corporation, Infineon Technologies North America Corp.Inventors: Larry Clevenger, Roy C. Iggulden, Rainer F. Schnabel, Stefan Weber
-
Patent number: 6057236Abstract: Improved methods for forming metal-filled structures in openings on substrates for integrated circuit devices are obtained by the formation of a discontinuous metal liner by CVD in an opening to be filled. The discontinuous metal liner surprisingly provides wetting equivalent to or better than continuous layer CVD liners. The CVD step is followed by depositing a further amount of metal by physical vapor deposition over the discontinuous layer in the opening, and reflowing the further amount of metal to obtain the metal-filled structure.The interior surface of the opening is preferably a conductive material such as titanium nitride. Preferably, the discontinuous metal layer is made of aluminum. The metal deposited by PVD is preferably aluminum or an aluminum alloy. The methods of the invention are especially useful for the filling of contact holes, damascene trenches and dual damascene trenches. The methods of the invention are especially useful for filling structures having an opening width less than 250 nm.Type: GrantFiled: June 26, 1998Date of Patent: May 2, 2000Assignee: International Business Machines CorporationInventors: Larry Clevenger, Mark Hoinkis, Roy C. Iggulden, Stefan J. Weber