Patents by Inventor Roy J. Henson
Roy J. Henson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230269118Abstract: Improved serial communication is provided in a system where each node regenerates data and transmits it to at least one other node in the system. Pulse width modulation (PWM) is used to encode the data. Preferably, all pulse shapes of the PWM start with a synchronization feature. It is also preferred that the regeneration delay in each node be less than the system clock period.Type: ApplicationFiled: February 24, 2023Publication date: August 24, 2023Inventors: Roy J. Henson, Hackjin Kim, Leela Madhav Lakkimsetti
-
Patent number: 11626357Abstract: 3D electrical integration is provided by connecting several component carriers to a single substrate using contacts at the edges of the component carriers making contact to a 2D contact array (e.g., a ball grid array or the like) on the substrate. The resulting integration of components on the component carriers is 3D, thereby providing much higher integration density than in 2D approaches.Type: GrantFiled: May 28, 2021Date of Patent: April 11, 2023Assignee: FormFactor, Inc.Inventors: Roy J. Henson, Shawn O. Powell
-
Publication number: 20210375733Abstract: 3D electrical integration is provided by connecting several component carriers to a single substrate using contacts at the edges of the component carriers making contact to a 2D contact array (e.g., a ball grid array or the like) on the substrate. The resulting integration of components on the component carriers is 3D, thereby providing much higher integration density than in 2D approaches.Type: ApplicationFiled: May 28, 2021Publication date: December 2, 2021Inventors: Roy J. Henson, Shawn O. Powell
-
Patent number: 8581610Abstract: A method is provided for design and programming of a probe card with an on-board programmable controller in a wafer test system. Consideration of introduction of the programmable controller is included in a CAD wafer layout and probe card design process. The CAD design is further loaded into the programmable controller, such as an FPGA to program it: (1) to control direction of signals to particular ICs, even during the test process (2) to generate test vector signals to provide to the ICs, and (3) to receive test signals and process test results from the received signals. In some embodiments, burn-in only testing is provided to limit test system circuitry needed so that with a programmable controller on the probe card, text equipment external to the probe card can be eliminated or significantly reduced from conventional test equipment.Type: GrantFiled: June 13, 2006Date of Patent: November 12, 2013Inventors: Charles A Miller, Matthew E Chraft, Roy J Henson
-
Patent number: 7852094Abstract: Probes in a plurality of DUT probe groups can be connected in parallel to a single tester channel. In one aspect, digital potentiometers can be used to effectively switch the tester channel from a probe in one DUT probe group to a probe in another DUT probe group. In another aspect, switches in parallel with a resistor can accomplish such switching. In yet another aspect, a chip select terminal on each DUT can be used to effectively connect and disconnect internal DUT circuitry to the tester channel. Multiple DUT probe groups so connected can be used to create different patterns of DUT probe groups for testing different patterns of DUTs and thus facilitate sharing tester channels.Type: GrantFiled: December 6, 2006Date of Patent: December 14, 2010Assignee: FormFactor, Inc.Inventors: Matthew E. Chraft, Benjamin N. Eldridge, Roy J. Henson, A. Nicholas Sporck
-
Patent number: 7692433Abstract: A composite substrate for testing semiconductor devices is formed by selecting a plurality of substantially identical individual substrates, cutting a corner from at least some of the individual substrates in accordance with their position in a final array configuration, and then assembling the individual substrates into the final array configuration. The final array configuration of substrates with corners cut or sawed away conforms more closely to the surface area of a wafer being tested, and can easily fit within space limits of a test environment.Type: GrantFiled: June 16, 2006Date of Patent: April 6, 2010Assignee: FormFactor, Inc.Inventors: Benjamin N. Eldridge, Roy J. Henson, Eric D. Hobbs, Peter B. Mathews, Makarand S. Shinde
-
Patent number: 7649366Abstract: A contactor device comprising a plurality of probes disposed to contact ones of the electronic devices can be electrically connected to a source of test signals. A switch can be activated electrically connecting a connection to the source of test signals to a selected one of a first group of electrically connected ones of the probes disposed to contact a first set of a plurality of the electronic devices or a second group of electrically connected ones of the probes disposed to contact a second set of a plurality of the electronic devices.Type: GrantFiled: September 1, 2006Date of Patent: January 19, 2010Assignee: FormFactor, Inc.Inventors: Roy J. Henson, A. Nicholas Sporck
-
Publication number: 20080136432Abstract: Probes in a plurality of DUT probe groups can be connected in parallel to a single tester channel. In one aspect, digital potentiometers can be used to effectively switch the tester channel from a probe in one DUT probe group to a probe in another DUT probe group. In another aspect, switches in parallel with a resistor can accomplish such switching. In yet another aspect, a chip select terminal on each DUT can be used to effectively connect and disconnect internal DUT circuitry to the tester channel. Multiple DUT probe groups so connected can be used to create different patterns of DUT probe groups for testing different patterns of DUTs and thus facilitate sharing tester channels.Type: ApplicationFiled: December 6, 2006Publication date: June 12, 2008Inventors: Matthew E. Chraft, Benjamin N. Eldridge, Roy J. Henson, A. Nicholas Sporck
-
Publication number: 20080054917Abstract: A contactor device comprising a plurality of probes disposed to contact ones of the electronic devices can be electrically connected to a source of test signals. A switch can be activated electrically connecting a connection to the source of test signals to a selected one of a first group of electrically connected ones of the probes disposed to contact a first set of a plurality of the electronic devices or a second group of electrically connected ones of the probes disposed to contact a second set of a plurality of the electronic devices.Type: ApplicationFiled: September 1, 2006Publication date: March 6, 2008Inventors: Roy J. Henson, A. Nicholas Sporck
-
Publication number: 20070290705Abstract: A composite substrate for testing semiconductor devices is formed by selecting a plurality of substantially identical individual substrates, cutting a corner from at least some of the individual substrates in accordance with their position in a final array configuration, and then assembling the individual substrates into the final array configuration. The final array configuration of substrates with corners cut or sawed away conforms more closely to the surface area of a wafer being tested, and can easily fit within space limits of a test environment.Type: ApplicationFiled: June 16, 2006Publication date: December 20, 2007Applicant: FormFactor, Inc.Inventors: Benjamin N. Eldridge, Roy J. Henson, Eric D. Hobbs, Peter B. Mathews, Makarand S. Shinde
-
Patent number: 7307433Abstract: A probe card for a wafer test system is provided with a number of on board features enabling fan out of a test system controller channel to test multiple DUTs on a wafer, while limiting undesirable effects of fan out on test results. On board features of the probe card include one or more of the following: (a) DUT signal isolation provided by placing resistors in series with each DUT input to isolate failed DUTs; (b) DUT power isolation provided by switches, current limiters, or regulators in series with each DUT power pin to isolate the power supply from failed DUTs; (c) self test provided using an on board micro-controller or FPGA; (d) stacked daughter cards provided as part of the probe card to accommodate the additional on board test circuitry; and (e) use of a interface bus between a base PCB and daughter cards of the probe card, or the test system controller to minimize the number of interface wires between the base PCB and daughter cards or between the base PCB and the test system controller.Type: GrantFiled: April 21, 2004Date of Patent: December 11, 2007Assignee: FormFactor, Inc.Inventors: Charles A. Miller, Matthew E. Chraft, Roy J. Henson
-
Patent number: 7245134Abstract: A probe card of a wafer test system includes one or more programmable ICs, such as FPGAs, to provide routing from individual test signal channels to one of multiple probes. The programmable ICs can be placed on a base PCB of the probe card, or on a daughtercard attached to the probe card. With programmability, the PCB can be used to switch limited test system channels away from unused probes. Programmability further enables a single probe card to more effectively test devices having the same pad array, but having different pin-outs for different device options. Reprogrammability also allows test engineers to re-program as they are debugging a test program.Type: GrantFiled: January 31, 2005Date of Patent: July 17, 2007Assignee: FormFactor, Inc.Inventors: Dane C. Granicher, Roy J. Henson, Charles A. Miller
-
Patent number: 6911835Abstract: A probe system for providing signal paths between an integrated circuit (IC) tester and input/output, power and ground pads on the surfaces of ICs to be tested includes a probe board assembly, a flex cable and a set of probes arranged to contact the IC's I/O pads. The probe board assembly includes one or more rigid substrate layers with traces and vias formed on or within the substrate layers providing relatively low bandwidth signal paths linking the tester to probes accessing some of the IC's pads. The flex cable provides relatively high bandwidth signal paths linking the tester to probes accessing others of the IC's pads. A flex strip may alternatively be disposed behind a substrate with probes.Type: GrantFiled: May 5, 2003Date of Patent: June 28, 2005Assignee: FormFactor, Inc.Inventors: Matthew Chraft, Roy J. Henson, Charles A. Miller, Chih-Chiang Tseng
-
Publication number: 20040046579Abstract: A probe system for providing signal paths between an integrated circuit (IC) tester and input/output, power and ground pads on the surfaces of ICs to be tested includes a probe board assembly, a flex cable and a set of probes arranged to contact the IC's I/O pads. The probe board assembly includes one or more rigid substrate layers with traces and vias formed on or within the substrate layers providing relatively low bandwidth signal paths linking the tester to probes accessing some of the IC's pads. The flex cable provides relatively high bandwidth signal paths linking the tester to probes accessing others of the IC's pads. A flex strip may alternatively be disposed behind a substrate with probes.Type: ApplicationFiled: May 5, 2003Publication date: March 11, 2004Applicant: FormFactor, Inc.Inventors: Matthew Chraft, Roy J. Henson, Charles A. Miller, Chih-Chiang Tseng
-
Patent number: 5867033Abstract: A circuit for testing a semiconductor device, which has an oscillator for producing pulses when energized. A control circuit receives a test signal, a clock signal having pulses, and a reset signal, and energizes the oscillator for a predetermined length of time in response to the test signal. A counter detects the pulses produced by the oscillator, and produces counter signals which indicate the number of pulses detected by the counter. An output detector receives the counter signals and produces an output signal when the counter signals indicate that the number of pulses detected is equal to a predetermined number. However, the number of pulses produced by the oscillator during the predetermined length of time is preferably less than the predetermined number. The control circuit provides the clock signal to the counter after the predetermined length of time, until the output of the output detector indicates that the predetermined number of pulses has been detected.Type: GrantFiled: May 24, 1996Date of Patent: February 2, 1999Assignee: LSI Logic CorporationInventors: A. Nicholas Sporck, Paul D. Torgerson, Roy J. Henson