Patents by Inventor Ruey-Liang Ma
Ruey-Liang Ma has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10040498Abstract: A multi-diameter clamp for clamping on tires of different sizes is provided. The multi-diameter clamp comprises at least one clamping unit, at least one actuator, and at least one sensing unit. The at least one clamping unit further includes at least one movable member and a fixed member. Wherein the at least one movable member moves within a tire housing space having a starting position and a clamping position. The tire housing space locates between the movable member and the fixed member for clamping on a tire. The at least one actuator connects to the at least one movable member, and enables the at least one moveable member to move between the starting position and the clamping position. The at least a sensing unit obtains a diameter size of the tire, and based on the diameter size, actuates the at least one actuator corresponding to the diameter size.Type: GrantFiled: December 23, 2014Date of Patent: August 7, 2018Assignee: Industrial Technology Research InstituteInventors: Yuan-Heng Sun, Kang-Feng Lee, Yuan-Ann Chang, Meng-Ru Lin, Ruey-Liang Ma, Jen-Yu Yu
-
Publication number: 20160176304Abstract: A multi-diameter clamp for clamping on tires of different sizes is provided. The multi-diameter clamp comprises at least one clamping unit, at least one actuator, and at least one sensing unit. The at least one clamping unit further includes at least one movable member and a fixed member. Wherein the at least one movable member moves within a tire housing space having a starting position and a clamping position. The tire housing space locates between the movable member and the fixed member for clamping on a tire. The at least one actuator connects to the at least one movable member, and enables the at least one moveable member to move between the starting position and the clamping position. The at least a sensing unit obtains a diameter size of the tire, and based on the diameter size, actuates the at least one actuator corresponding to the diameter size.Type: ApplicationFiled: December 23, 2014Publication date: June 23, 2016Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Yuan-Heng SUN, Kang-Feng LEE, Yuan-Ann CHANG, Meng-Ru LIN, Ruey-Liang MA, Jen-Yu YU
-
Patent number: 7073049Abstract: The present invention provides a non-copy shared stack and register set device and a dual language processor structure using the same, which achieve non-copy data sharing by controlling a selector and the stack pointer of a data stack. The selector is connected to each item of the data stack and a register of the register set, such that, when the register set requires to exchange data with the data stack, the selector is controlled and the stack pointer is updated thereby the selector is switched to make the stack item pointed by the stack pointer communicate with the register.Type: GrantFiled: August 20, 2002Date of Patent: July 4, 2006Assignee: Industrial Technology Research InstituteInventors: Ruey-Liang Ma, Shih-Wei Peng
-
Publication number: 20050021578Abstract: A reconfigurable apparatus with a high usage rate in hardware is disclosed, which comprises at least one reconfigurable unit that has a plurality of processing units and at least one switch box connected to the processing units. The reconfigurable unit receives at least one reconfiguration signal to dynamically configure the processing units and the switch boxes as a new functional unit.Type: ApplicationFiled: December 9, 2003Publication date: January 27, 2005Applicant: Industrial Technology Research InstituteInventors: Li-Hsun Chen, Oscal T. -C. Chen, Teng Wang, Ruey-Liang Ma
-
Patent number: 6785702Abstract: An energy saving multiplication device and its method is disclosed. The multiplication device includes a dynamic range determination unit, a Booth encoding/decoding unit and a counter array. The dynamic range determination unit determines dynamic ranges of the numerical values to be multiplied together and outputs after processing according to the dynamic-range size relation of the input data. The Booth encoding/decoding unit couples to the dynamic range determination unit. The counter array couples to the Booth encoding/decoding unit for accumulating the partial products to obtain the products of the input data.Type: GrantFiled: May 22, 2001Date of Patent: August 31, 2004Assignee: Industrial Technology Research InstituteInventors: Oscal T.-C. Chen, Kuo-Hua Chen, Ruey-Liang Ma
-
Publication number: 20030200419Abstract: The present invention provides a non-copy shared stack and register set device and a dual language processor structure using the same, which achieve non-copy data sharing by controlling a selector and the stack pointer of a data stack. The selector is connected to each item of the data stack and a register of the register set, such that, when the register set requires to exchange data with the data stack, the selector is controlled and the stack pointer is updated thereby the selector is switched to make the stack item pointed by the stack pointer communicate with the register.Type: ApplicationFiled: August 20, 2002Publication date: October 23, 2003Applicant: Industrial Technology Research InstituteInventors: Ruey-Liang Ma, Shih-Wei Peng
-
Patent number: 6629119Abstract: An arithmetic device with low power consumption includes master latches, a dynamic range detection unit, slave latches, an operation unit, and a word-length restoration unit. In the arithmetic device, the master latches latch a plurality of (such as two) input data. The dynamic range detection unit detects the effective dynamic range of these input data. The slave latches latch the values of the effective dynamic-range bits of these input data. The operation unit performs predetermined operations of the bits of these effective dynamic range to obtaing an operation result. Since the operation unit only performs operations of the bits of the effective dynamic range, the circuit corresponding to other bits will not demonstrate switching of power consumption, thereby lowering the overall power consumption. Furthermore, the word-length restoration unit will complement the operation result to its original output length in association with the sign of the operation result, for obtaining the correct operation result.Type: GrantFiled: December 1, 1999Date of Patent: September 30, 2003Assignee: Industrial Technology Research InstituteInventors: Oscal T. -C. Chen, I-Ping Hsu, Ruey-Liang Ma
-
Publication number: 20020099751Abstract: An energy saving multiplication device and its method is disclosed. The multiplication device comprises a dynamic range determination unit, a Booth encoding/decoding unit and a counter array. The dynamic range determination unit determines dynamic ranges of the numerical values to be multiplied together and outputs after processing according to the dynamic-range size relation of the input data. The Booth encoding/decoding unit couples to the dynamic range determination unit. The counter array couples to the Booth encoding/decoding unit for accumulating the partial products to obtain the products of the input data.Type: ApplicationFiled: May 22, 2001Publication date: July 25, 2002Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Oscal T.-C. Chen, Kuo-Hua Chen, Ruey-Liang Ma
-
Patent number: 6382846Abstract: A processor is provided with a decoder, a memory connected to the decoder and an execution stage connected to the decoder. The decoder receives each instruction. Each time the decoder receives an instruction, if the instruction contains a symbolic reference, the decoder determines whether or not the symbolic reference has been resolved into a numeric operand. If the symbolic reference has been resolved into a numeric operand, the memory retrieves, from a numeric reference table, a numeric operand to which the symbolic reference has been resolved. The execution stage then executes the instruction on the retrieved numeric operand in place of the symbolic reference. If the symbolic reference has not been resolved into a numeric operand, then the execution stage searches a data object, which relates each symbolic reference to a memory slot in which a corresponding numeric operand is stored, for a numeric reference relating the symbolic reference to a corresponding numeric operand.Type: GrantFiled: January 9, 1998Date of Patent: May 7, 2002Assignee: Industial Technology Research InstituteInventors: George Shiang-Jyh Lai, Ruey-Liang Ma, Dze-chaung Wang, Shi-Sheng Shang, Kun-Cheng Wu
-
Patent number: 6035387Abstract: A processor architecture is disclosed including a fetcher, packet unit and branch target buffer. The branch target buffer is provided with a tag RAM that is organized in a set associative fashion. In response to receiving a search address, multiple sets in the tag RAM are simultaneously searched for a branch instruction that is predicted to be taken. The packet unit has a queue into which fetched cache blocks are stored containing instructions. Sequentially fetched cache blocks are stored in adjacent locations of the queue. The queue entries also have indicators that indicate whether or not a starting or final data word of an instruction sequence is contained in the queue entry and if so, an offset indicating the particular starting or final data word. In response, the packet unit concatenates data words of an instruction sequence into contiguous blocks. The fetcher generates a fetch address for fetching a cache block from the instruction cache containing instructions to be executed.Type: GrantFiled: June 2, 1999Date of Patent: March 7, 2000Assignee: Industrial Technology Research InstituteInventors: Chia-Chang Hsu, Ruey-Liang Ma, Chien-kuo Tien, Kun-Cheng Wu
-
Patent number: 6006323Abstract: A stack management unit for a processing system that manages multiple stacks and corresponding stack pointer data as a frame stack. The stack management unit utilizes a combination of a primary stack and a secondary stack as the frame stack. A background spill/fill detect unit determines when an overflow/underflow of the primary stack occurs. In response to an overflow/underflow condition, the background spill/fill detect unit controls the transfer of a frame portion between the primary stack and the secondary stack without halting the processing system.Type: GrantFiled: May 20, 1998Date of Patent: December 21, 1999Assignee: Industrial Technology Research InstituteInventors: Ruey-Liang Ma, Shi-Sheng Shang
-
Patent number: 5974531Abstract: Methods and systems are disclosed for exploring instruction-level parallelism in superscalar processors by renaming stack entries. In a first embodiment, the stack renaming is implemented in a parallel structure that renames the instructions in parallel. In a second embodiment, the stack renaming is implemented in a serial structure that renames the instructions serially. In a third embodiment, the stack renaming is implemented in a combined parallel-serial structure that renames the instruction partially in parallel and partially in series.Type: GrantFiled: February 17, 1998Date of Patent: October 26, 1999Assignee: Industrial Technology Research InstituteInventors: Shi-Sheng Shang, Ruey-Liang Ma, Dze-Chaung Wang
-
Patent number: 5948100Abstract: A processor architecture is disclosed including a fetcher, packet unit and branch target buffer. The branch target buffer is provided with a tag RAM that is organized in a set associative fashion. In response to receiving a search address, multiple sets in the tag RAM are simultaneously searched for a branch instruction that is predicted to be taken. The packet unit has a queue into which fetched cache blocks are stored containing instructions. Sequentially fetched cache blocks are stored in adjacent locations of the queue. The queue entries also have indicators that indicate whether or not a starting or final data word of an instruction sequence is contained in the queue entry and if so, an offset indicating the particular starting or final data word. In response, the packet unit concatenates data words of an instruction sequence into contiguous blocks. The fetcher generates a fetch address for fetching a cache block from the instruction cache containing instructions to be executed.Type: GrantFiled: November 17, 1997Date of Patent: September 7, 1999Assignee: Industrial Technology Research InstituteInventors: Chia-Chang Hsu, Ruey-Liang Ma, Chien-Kuo Tien, Kun-Cheng Wu