Patents by Inventor Runsheng Wang
Runsheng Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10621386Abstract: A method, a system and a non-transitory machine-readable storage medium are provided. In one or more aspects, a computer-implemented method for bias temperature instability (BTI) calculation of a device includes simulating the device, using an electronic design automation tool. The simulation includes determining a first degradation value after applying a first sequence of stress values to the device for a first plurality of time steps. The simulation further includes determining a first degradation recovery value after the first plurality of time steps. The simulation further includes determining a first recovered degradation value after the first plurality of time steps by combining the first degradation value and the first degradation recovery value. The first degradation value, the first degradation recovery value, and the first recovered degradation value are associated with one or more model parameters of the device.Type: GrantFiled: March 20, 2017Date of Patent: April 14, 2020Assignee: CADENCE DESIGN SYSTEMS, INC.Inventors: Alvin Chen, Jushan Xie, Si-Yu Liao, Chunyi Huang, Tianlei Guo, Yanhui Li, Runsheng Wang, Shaofeng Guo, Zhuoqing Yu, Ru Huang
-
Patent number: 9478641Abstract: Disclosed herein is a method for fabricating a FinFET with separated double gates on a bulk silicon, comprising: forming a pattern for a source, a drain and a thin bar connecting the source and the drain; forming an oxidation isolation layer; forming a gate structure and a source/drain structure; and forming a metal contact and a metal interconnection. By means of the method herein, it is very easy to fabricate the FinFET with separated double gates on the bulk silicon wafer, and the overall process flow is completely compatible with the conventional silicon-based very large scale integrated circuit manufacturing technology. Thus, the method herein is simple, convenient and has a short process period, greatly economizing the cost of the silicon wafer. In addition, by employing the FinFET with separated double gates fabricated by the method according to the invention, the short channel effect can be effectively suppressed.Type: GrantFiled: October 11, 2012Date of Patent: October 25, 2016Assignee: PEKING UNIVERSITYInventors: Ru Huang, Jiewen Fan, Xiaoyan Xu, Jia Li, Runsheng Wang
-
Publication number: 20160153923Abstract: The present invention discloses a method for extracting a trap time constant of a gate dielectric layer in a semiconductor device, which is related to the reliability of microelectronic devices. The method comprises initializing a state of a trap in the semiconductor device so that the trap finally comes to an empty state; applying a DC or AC signal to a gate terminal and a zero bias Vd1 to a drain terminal; after a period of time t1, applying small voltages Vg2 and Vd2 to the gate and drain terminals respectively, and detecting a state of a drain current Id; modifying the time t1 to t2=t1+?t while maintaining other conditions; repeatedly performing the previous steps in a same manner to perform N times of measurements for N numbers of time points t1, t1+?t, . . .Type: ApplicationFiled: January 8, 2014Publication date: June 2, 2016Inventors: Ru HUANG, Shaofeng GUO, Runsheng WANG, Pengpeng REN, Xiaobo JIANG, Mulong LUO, Xing ZHANG
-
Publication number: 20150236130Abstract: Disclosed herein is a method for fabricating a FinFET with separated double gates on a bulk silicon, comprising: forming a pattern for a source, a drain and a thin bar connecting the source and the drain; forming an oxidation isolation layer; forming a gate structure and a source/drain structure; and forming a metal contact and a metal interconnection. By means of the method herein, it is very easy to fabricate the FinFET with separated double gates on the bulk silicon wafer, and the overall process flow is completely compatible with the conventional silicon-based very large scale integrated circuit manufacturing technology. Thus, the method herein is simple, convenient and has a short process period, greatly economizing the cost of the silicon wafer. In addition, by employing the FinFET with separated double gates fabricated by the method according to the invention, the short channel effect can be effectively suppressed.Type: ApplicationFiled: October 11, 2012Publication date: August 20, 2015Applicant: PEKING UNIVERSITYInventors: Ru Huang, Jiewen Fan, Xiaoyan Xu, Jia Li, Runsheng Wang
-
Patent number: 9099500Abstract: The present invention discloses a hexagonal programmable array based on a silicon nanowire field effect transistor and a method for fabricating the same. The array includes a nanowire device, a nanowire device connection region and a gate connection region, wherein, the nanowire device has a cylinder shape, and includes a silicon nanowire channel, a gate dielectric layer, and a gate region, the nanowire channel being surrounded by the gate dielectric layer, and the gate dielectric layer being surrounded by the gate region; the nanowire devices are arranged in a hexagon shape to form programming unit, the nanowire device connection region is a connection node of three nanowire devices and secured to a silicon supporter. The present invention can achieve a complex control logic of interconnections and is suitable for a digital/analog and a mixed-signal circuit having a high integration degree and a high speed.Type: GrantFiled: November 18, 2011Date of Patent: August 4, 2015Assignee: Peking UniversityInventors: Ru Huang, Jibin Zou, Runsheng Wang, Jiewen Fan, Changze Liu, Yangyuan Wang
-
Publication number: 20150140758Abstract: The present invention provides a method for fabricating a FinFET on a germanium or group III-V semiconductor substrate. The process flow of the method mainly includes: forming a pattern structure for a source, a drain and a fine bar connecting the source and the drain; forming an oxide isolation layer; forming a gate structure, a source and a drain structure; and forming metal contacts and metal interconnections. The method may allow an easy fabrication of a FinFET on a germanium or group III-V semiconductor substrate, and the entire process flow is similar to a conventional silicon-based integrated circuit fabrication technology despite it is achieved based on the germanium or group III-V semiconductor material. The fabrication process is simple, convenient and has a short period. In addition, the FinFET fabricated by the above process flow has a minimum width that can be controlled to about 20 nm.Type: ApplicationFiled: July 8, 2013Publication date: May 21, 2015Inventors: Ru Huang, Jiewen Fan, Xiaoyan Xu, Jia Li, Runsheng Wang
-
Patent number: 9034702Abstract: Disclosed herein is a method for fabricating a silicon nanowire field effect transistor based on a wet etching.Type: GrantFiled: November 18, 2011Date of Patent: May 19, 2015Assignee: Peking UniversityInventors: Ru Huang, Jiewen Fan, Yujie Ai, Shuai Sun, Runsheng Wang, Jibin Zou, Xin Huang
-
Patent number: 9018968Abstract: Proposed is a method for testing the density and location of a gate dielectric layer trap of a semiconductor device. The testing method tests the trap density and two-dimensional trap location in the gate dielectric layer of a semiconductor device with a small area (the effective channel area is less than 0.5 square microns) using the gate leakage current generated by a leakage path. The present invention is especially suitable for testing a device with an ultra-small area (the effective channel area is less than 0.05 square microns). The present method can obtain trap distribution scenarios of the gate dielectric layer in the case of different materials and different processes.Type: GrantFiled: February 28, 2012Date of Patent: April 28, 2015Assignee: Peking UniversityInventors: Ru Huang, Jibin Zou, Changze Liu, Runsheng Wang, Jiewen Fan, Yangyuan Wang
-
Patent number: 8901644Abstract: Disclosed herein is a field effect transistor with a vertical channel and a fabrication method thereof. A channel region of the field effect transistor is a circular ring-shaped Si platform, which is formed over a substrate and perpendicular to the substrate; a source, which is made of polysilicon, is located at an upper end of the Si platform; a drain is disposed at an outside of a lower end of the circular ring-shaped Si platform; a gate is placed on an outer side surface of the circular ring-shaped Si platform; and an inside of the circular ring-shaped Si platform is filled with a dielectric material. In comparison with the conventional vertical structure MOSFET with a Si platform, the circular ring-shaped structure field effect transistor according to the invention can effectively suppress the short channel effect and improve the device performance.Type: GrantFiled: September 9, 2011Date of Patent: December 2, 2014Assignee: Peking UniversityInventors: Ru Huang, Yujie Ai, Zhihua Hao, Shuangshuang Pu, Jiewen Fan, Shuai Sun, Runsheng Wang, Xiaoyan Xu
-
Patent number: 8866507Abstract: A method for testing trap density in a gate dielectric layer of a semiconductor device having no substrate contact is provided in the invention. A source and a drain of the device are bilateral symmetric, and probes and cables of a test instrument connecting to the source and the drain are bilateral symmetric. Firstly, bias settings at the gate, the source and the drain are controlled so that the device is under an initial state that an inversion layer is not formed and traps in the gate dielectric layer impose no confining effects on charges.Type: GrantFiled: September 29, 2011Date of Patent: October 21, 2014Assignee: Peking UniversityInventors: Ru Huang, Jibin Zou, Runsheng Wang, Jiewen Fan, Changze Liu, Yangyuan Wang
-
Patent number: 8722312Abstract: The present invention discloses a method for fabricating a semiconductor nano circular ring. In the method, firstly, a positive photoresist is coated on a semiconductor substrate, then the photoresist is exposed by using a circular mask with a micrometer-sized diameter to obtain the circular ring-shaped photoresist, based on the poisson diffraction principle. Then, a plasma etching is performed on the substrate under a protection of the circular ring-shaped photoresist to form a circular ring-shaped structure with a nano-sized wall thickness on a surface of the substrate. The embodiment of present invention fabricates a nano-sized circular ring-shaped structure by using a micrometer-sized lithography equipment and a micrometer-sized circular mask, and overcomes the dependence on advanced technologies, so as to effectively reduce the fabrication cost of the circular ring-shaped nano structure.Type: GrantFiled: September 9, 2011Date of Patent: May 13, 2014Assignee: Peking UniversityInventors: Ru Huang, Yujie Al, Zhihua Hao, Shuangshuang Pu, Jiewen Fan, Shuai Sun, Runsheng Wang, Xia An
-
Patent number: 8592276Abstract: The present invention discloses a fabrication method of a vertical silicon nanowire field effect transistor having a low parasitic resistance, which relates to a field of an ultra-large-integrated-circuit fabrication technology. As compared with a conventional planar field effect transistor, on one hand the vertical silicon nanowire field effect transistor fabricated by the present invention can provide a good ability for suppressing a short channel effect due to the excellent gate control ability caused by the one-dimensional structure, and reduce a leakage current and a drain-induced barrier lowering (DIBL). On the other hand, an area of the transistor is further reduced and an integration degree of an IC system is increased.Type: GrantFiled: November 18, 2011Date of Patent: November 26, 2013Assignee: Peking UniversityInventors: Ru Huang, Jiewen Fan, Yujie Ai, Shuai Sun, Runsheng Wang, Jibin Zou, Xin Huang
-
Patent number: 8563370Abstract: A method for fabricating a surrounding-gate silicon nanowire transistor with air sidewalls is provided. The method is compatible with the CMOS process; the introduced air sidewalls can reduce the parasitic capacitance effectively and increase the transient response characteristic of the device, thus being applicable to a high-performance logic circuit.Type: GrantFiled: July 4, 2011Date of Patent: October 22, 2013Assignee: Peking UniversityInventors: Ru Huang, Jing Zhuge, Jiewen Fan, Yujie Ai, Runsheng Wang, Xin Huang
-
Patent number: 8564031Abstract: The invention provides a high voltage-resistant lateral double-diffused transistor. The lateral double-diffused MOS transistor includes a channel region, a gate dielectric, a gate region, a source region, a drain region, a source end extension region and a drain end S-shaped drifting region, wherein the channel region has a lateral cylindrical silicon nanowire structure, on which a layer of gate dielectric is uniformly covered, the gate region is on the gate dielectric, the gate region and the gate dielectric completely surround the channel region, the source end extension region lies between the source region and the channel region, the drain end S-shaped drifting region lies between the drain region and the channel region, the plan view of the drain end S-shaped drifting region is in the form of single or multiple S-shaped structure(s), and an insulating material with a relative dielectric constant of 1-4 is filled within the S-shaped structure(s).Type: GrantFiled: April 1, 2011Date of Patent: October 22, 2013Assignee: Peking UniversityInventors: Ru Huang, Jibin Zou, Runsheng Wang, Gengyu Yang, Yujie Ai, Jiewen Fan
-
Publication number: 20130214810Abstract: Proposed is a method for testing the density and location of a gate dielectric layer trap of a semiconductor device. The testing method tests the trap density and two-dimensional trap location in the gate dielectric layer of a semiconductor device with a small area (the effective channel area is less than 0.5 square microns) using the gate leakage current generated by a leakage path. The present invention is especially suitable for testing a device with an ultra-small area (the effective channel area is less than 0.05 square microns). The present method can obtain trap distribution scenarios of the gate dielectric layer in the case of different materials and different processes.Type: ApplicationFiled: February 28, 2012Publication date: August 22, 2013Applicant: PEKING UNIVERSITYInventors: Ru Huang, Jibin Zou, Changze Liu, Runsheng Wang, Jiewen Fan, Yangyuan Wang
-
Patent number: 8513067Abstract: The invention discloses a fabrication method for a surrounding gate silicon nanowire transistor with air as spacers.Type: GrantFiled: July 15, 2011Date of Patent: August 20, 2013Assignee: Peking UniversityInventors: Ru Huang, Jing Zhuge, Jiewen Fan, Yujie Ai, Runsheng Wang, Xin Huang
-
Publication number: 20130168759Abstract: Disclosed herein is a field effect transistor with a vertical channel and a fabrication method thereof. A channel region of the field effect transistor is a circular ring-shaped Si platform, which is formed over a substrate and perpendicular to the substrate; a source, which is made of polysilicon, is located at an upper end of the Si platform; a drain is disposed at an outside of a lower end of the circular ring-shaped Si platform; a gate is placed on an outer side surface of the circular ring-shaped Si platform; and an inside of the circular ring-shaped Si platform is filled with a dielectric material. In comparison with the conventional vertical structure MOSFET with a Si platform, the circular ring-shaped structure field effect transistor according to the invention can effectively suppress the short channel effect and improve the device performance.Type: ApplicationFiled: September 9, 2011Publication date: July 4, 2013Applicant: PEKING UNIVERSITYInventors: Ru Huang, Yujie Ai, Zhihua Hao, Shuangshuang Pu, Jiewen Fan, Shuai Sun, Runsheng Wang, Xiaoyan Xu
-
Publication number: 20130130503Abstract: Disclosed herein is a method for fabricating an ultra-fine nanowire by combining a trimming process and a mask blocking oxidation process. The ultra-thin nanowire is fabricated by a combination of performing a trimming process on a mask to reduce a width of the mask and blocking an oxidation through the mask. A diameter of the floated ultra-thin nanowire fabricated by the method is controlled to 20 nm below by a thickness of a deposited silicon oxide film, a width of the silicon oxide nanowire after trimming, and a time and a temperature for performing a wet oxidation process. Also, since a speed of the wet oxidation process is faster, the width of the nanowire obtained by a conventional photolithography is reduced faster. Moreover, when fabricating an ultra-thin nanowire by using the method, the cost is reduced and it is more feasible to be implemented.Type: ApplicationFiled: February 3, 2012Publication date: May 23, 2013Inventors: Ru Huang, Shuai Sun, Yujie Ai, Jiewen Fan, Runsheng Wang, Xiaoyan Xu
-
Publication number: 20130075701Abstract: The present invention discloses a hexagonal programmable array based on a silicon nanowire field effect transistor and a method for fabricating the same. The array includes a nanowire device, a nanowire device connection region and a gate connection region, wherein, the nanowire device has a cylinder shape, and includes a silicon nanowire channel, a gate dielectric layer, and a gate region, the nanowire channel being surrounded by the gate dielectric layer, and the gate dielectric layer being surrounded by the gate region; the nanowire devices are arranged in a hexagon shape to form programming unit, the nanowire device connection region is a connection node of three nanowire devices and secured to a silicon supporter. The present invention can achieve a complex control logic of interconnections and is suitable for a digital/analog and a mixed-signal circuit having a high integration degree and a high speed.Type: ApplicationFiled: November 18, 2011Publication date: March 28, 2013Applicant: PEKING UNIVERSITYInventors: Ru Huang, Jibin Zou, Runsheng Wang, Jiewen Fan, Changze Liu, Yangyuan Wang
-
Patent number: 8372752Abstract: Disclosed herein is a method for fabricating an ultra fine nanowire, which relates to a manufacturing technology of a microelectronic semiconductor transistor. This method obtains a suspended ultra fine nanowire base on a combination of a mask blocking oxidation process and a stepwise oxidation process. A diameter of the suspended ultra fine nanowire fabricated by this method is precisely controlled to 20 nm by controlling a thickness of a deposited silicon nitride film and a time and temperature of the two oxidation process. Since a speed of a dry oxidation process is slower, the size of the final nanowire may be precisely controlled. This method can be used to fabricate an ultra fine nanowire with a lower cost and a higher applicability.Type: GrantFiled: July 6, 2012Date of Patent: February 12, 2013Assignee: Peking UniversityInventors: Ru Huang, Shuai Sun, Yujie Al, Jiewen Fan, Runsheng Wang, Xiaoyan Xu