Patents by Inventor Russell Homer
Russell Homer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10109345Abstract: Techniques efficiently assist in performing write operations in memories with resistive bit lines. A memory can comprise memory cells associated with respective word lines and bit lines. A write assist component can be associated with a subset of the memory cells associated with a bit line. Configuration of the write assist component can be based on the type of transistors employed by write circuits associated with the memory cells. During a write operation, the write assist component adds an additional current path to the ground, or the power supply, or both, at or in proximity to the far end of the write bit line when an appropriate write polarity is applied to the bit line by the driver at the other end of the bit line. This mitigates the effects of resistance of the bit line, which mitigates IR loss of the write signal.Type: GrantFiled: May 15, 2018Date of Patent: October 23, 2018Assignee: AMPERE COMPUTING LLCInventors: Russell Homer, Abhiram Saligram Chandrashekar, Alfred Yeung
-
Publication number: 20180261279Abstract: Techniques efficiently assist in performing write operations in memories with resistive bit lines. A memory can comprise memory cells associated with respective word lines and bit lines. A write assist component can be associated with a subset of the memory cells associated with a bit line. Configuration of the write assist component can be based on the type of transistors employed by write circuits associated with the memory cells. During a write operation, the write assist component adds an additional current path to the ground, or the power supply, or both, at or in proximity to the far end of the write bit line when an appropriate write polarity is applied to the bit line by the driver at the other end of the bit line. This mitigates the effects of resistance of the bit line, which mitigates IR loss of the write signal.Type: ApplicationFiled: May 15, 2018Publication date: September 13, 2018Inventors: Russell HOMER, Abhiram Saligram CHANDRASHEKAR, Alfred YEUNG
-
Patent number: 10049725Abstract: Techniques efficiently assist in performing write operations in memories with resistive bit lines. A memory can comprise memory cells associated with respective word lines and bit lines. A write assist component can be associated with a subset of the memory cells associated with a bit line. Configuration of the write assist component can be based on the type of transistors employed by write circuits associated with the memory cells. During a write operation, the write assist component adds an additional current path to the ground, or the power supply, or both, at or in proximity to the far end of the write bit line when an appropriate write polarity is applied to the bit line by the driver at the other end of the bit line. This mitigates the effects of resistance of the bit line, which mitigates IR loss of the write signal.Type: GrantFiled: December 8, 2016Date of Patent: August 14, 2018Assignee: AMPERE COMPUTING LLCInventors: Russell Homer, Abhiram Saligram Chandrashekar, Alfred Yeung
-
Publication number: 20180166126Abstract: Techniques efficiently assist in performing write operations in memories with resistive bit lines. A memory can comprise memory cells associated with respective word lines and bit lines. A write assist component can be associated with a subset of the memory cells associated with a bit line. Configuration of the write assist component can be based on the type of transistors employed by write circuits associated with the memory cells. During a write operation, the write assist component adds an additional current path to the ground, or the power supply, or both, at or in proximity to the far end of the write bit line when an appropriate write polarity is applied to the bit line by the driver at the other end of the bit line. This mitigates the effects of resistance of the bit line, which mitigates IR loss of the write signal.Type: ApplicationFiled: December 8, 2016Publication date: June 14, 2018Inventors: Russell Homer, Abhiram Saligram Chandrashekar, Alfred Yeung
-
Publication number: 20120106568Abstract: A communications system, comprising a first device including a first scan table and a second device including a second scan table. The first device is configured to select the first scan table and transmit scan table identification. The second device is configured to receive the scan table identification from the first device and select the second scan table based on the received scan table identification.Type: ApplicationFiled: April 28, 2011Publication date: May 3, 2012Applicant: Exar CorportionInventors: Russell Homer, Khai Hoan Duong
-
Patent number: 7991573Abstract: One embodiment provides an integrated circuit including a first circuit, a second circuit, and a third circuit. The first circuit is configured to provide a calibrated signal. The second circuit is configured to low pass filter the calibrated signal and provide a filtered calibrated signal. The third circuit is configured to provide a control signal and store the control signal based on the filtered calibrated signal. The third circuit averages stored controlled signals to provide a calibration result.Type: GrantFiled: December 19, 2007Date of Patent: August 2, 2011Assignee: Qimonda AGInventors: Russell Homer, Luca Ravezzi, Hamid Partovi
-
Patent number: 7701976Abstract: A communications system comprising a segmenting mechanism configured to receive a plurality of payloads and divide each of the received payloads into segments, a framing mechanism configured to insert at least one of the segments from each of the plurality of payloads into a packet, a first interface configured to transmit the packet, and a second interface configured to transmit segment information about the segments in the packet.Type: GrantFiled: December 22, 2004Date of Patent: April 20, 2010Assignee: Exar CorporationInventors: Russell Homer, Khai Hoan Duong
-
Patent number: 7590130Abstract: A communications system comprising a first stage including a first scan table and a second stage including a second scan table. The first stage is configured to select a first channel identification from the first scan table and provide data from a channel identified by the first channel identification. The second stage is configured to receive the data and select a second channel identification from the second scan table to provide the received data at essentially a data rate of the channel on a synchronous network.Type: GrantFiled: December 22, 2004Date of Patent: September 15, 2009Assignee: Exar CorporationInventors: Russell Homer, Khai Hoan Duong
-
Publication number: 20090164165Abstract: One embodiment provides an integrated circuit including a first circuit, a second circuit, and a third circuit. The first circuit is configured to provide a calibrated signal. The second circuit is configured to low pass filter the calibrated signal and provide a filtered calibrated signal. The third circuit is configured to provide a control signal and store the control signal based on the filtered calibrated signal. The third circuit averages stored controlled signals to provide a calibration result.Type: ApplicationFiled: December 19, 2007Publication date: June 25, 2009Inventors: Russell Homer, Luca Ravezzi, Hamid Partovi
-
Publication number: 20090040082Abstract: A device for processing binary data comprises at least one transmission link having an input for receiving a serial bit stream and an output for forwarding bits in a parallel format, and a serial/parallel converter providing n?2 successive data bits of the serial bit stream as n-bit data words in the parallel format.Type: ApplicationFiled: July 24, 2008Publication date: February 12, 2009Inventors: Torsten Hinz, Otto Schumacher, Patrick Runkel, Russell Homer
-
Publication number: 20060193328Abstract: A network address filter that includes a random access memory configured to store network address data, a processor, and a comparator. The processor is configured to execute a hash function on input data to obtain a random access memory address that is applied to the random access memory to obtain network address data from the random access memory address. The comparator is configured to compare the input data to the network address data and indicate a match between the input data and the network address data.Type: ApplicationFiled: February 25, 2005Publication date: August 31, 2006Inventors: Ramana Rao, Russell Homer, Donald Krall
-
Publication number: 20060133421Abstract: A communications system comprising a segmenting mechanism configured to receive a plurality of payloads and divide each of the received payloads into segments, a framing mechanism configured to insert at least one of the segments from each of the plurality of payloads into a packet, a first interface configured to transmit the packet, and a second interface configured to transmit segment information about the segments in the packet.Type: ApplicationFiled: December 22, 2004Publication date: June 22, 2006Inventors: Russell Homer, Khai Duong
-
Publication number: 20060133406Abstract: A communications system comprising a first stage including a first scan table and a second stage including a second scan table. The first stage is configured to select a first channel identification from the first scan table and provide data from a channel identified by the first channel identification. The second stage is configured to receive the data and select a second channel identification from the second scan table to provide the received data at essentially a data rate of the channel on a synchronous network.Type: ApplicationFiled: December 22, 2004Publication date: June 22, 2006Inventors: Russell Homer, Khai Duong
-
Publication number: 20060133383Abstract: A communications system, comprising a first device including a first scan table and a second device including a second scan table. The first device is configured to select the first scan table and transmit scan table identification. The second device is configured to receive the scan table identification from the first device and select the second scan table based on the received scan table identification.Type: ApplicationFiled: December 22, 2004Publication date: June 22, 2006Inventors: Russell Homer, Khai Duong
-
Patent number: 6353622Abstract: The units (CTR0, CTR1) are controlled by mutually independent clock pulses (SCLK, RXCK). In order to prevent the loss of microsynchronization when information is transferred from one clock system to the other and as a result of different error situations as regards the information received by the units, the information received is temporarily stored before being passed on for processing or the result information is temporarily stored before being transmitted. If reception is error free, the units are cross-synchronized. In the absence of a synchronization signal in one partner unit owing to faulty reception, this unit rejects the information received despite the fact that it is error free.Type: GrantFiled: March 27, 1998Date of Patent: March 5, 2002Assignee: Siemens AktiengesellschaftInventors: Russell Homer, Helmut Brazdrum
-
Patent number: 6185192Abstract: For implementing the method for reading error statistics data, a hardware configuration has processing units (CTR0, CTR1) that operated in microsynchronous parallel operation for the processing of ATM information. The processing units are connected at the ATM end to a switching matrix (SN0, SN1) and via a bus interface (B-I) to a central processor. The central processor is used for evaluating error statistics arising in the processing units and for monitoring the synchronous operation by comparing the processing results. The error statistics data is packed into ATM transmitter cells and looped back via the switching matrix in each case to both processing units and then supplied to the central processor via the bus interface. This prevents the erroneous indication of the loss of microsynchronism when error statistics for the two processing units differ.Type: GrantFiled: March 24, 1998Date of Patent: February 6, 2001Assignee: Siemens AktiengesellschaftInventors: Russell Homer, Helmut Brazdrum