Patents by Inventor Russell R. Newcomb
Russell R. Newcomb has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8812892Abstract: One embodiment of the present invention sets forth a technique for performing high-performance clock training. One clock training sweep operation is performed to determine phase relationships for two write clocks with respect to a command clock. The phase relationships are generated to satisfy timing requirements for two different client devices, such as GDDR5 DRAM components. A second clock training sweep operation is performed to better align local clocks operating on the client devices. A voting tally is maintained during the second clock training sweep to record phase agreement at each step in the clock training sweep. The voting tally then determines whether one of the local clocks should be inverted to better align the two local clocks.Type: GrantFiled: December 30, 2009Date of Patent: August 19, 2014Assignee: NVIDIA CorporationInventors: Eric Lyell Hill, Russell R. Newcomb, Shu-Yi Yu
-
Patent number: 8638241Abstract: Systems and methods for encoding a data word using an 8b/9b encoding scheme that eliminates two-aggressor crosstalk are disclosed. The 8b/9b encoding scheme enables a data word that can be subdivided into portions of eight bits or less to be encoded using code words having one extra bit than the corresponding portion of the data word. Each of the valid code words does not include any three consecutive bits having a logic level of logic-high (i.e., ‘1’), and represent transition vectors for consecutive symbols transmitted over the high speed parallel bus. An encoder and corresponding decoder are disclosed for implementing the 8b/9b encoding scheme. In one embodiment, the encoder/decoder implements a modified Fibonacci sequence algorithm. In another embodiment, the encoder/decoder implements a look-up table. In some embodiments, data words may be less than eight bits wide.Type: GrantFiled: April 10, 2012Date of Patent: January 28, 2014Assignee: Nvidia CorporationInventors: Sunil Sudhakaran, Russell R. Newcomb
-
Patent number: 8614634Abstract: Systems and methods for encoding/decoding a data word using an 8b/9b encoding scheme that eliminates two-aggressor crosstalk are disclosed. The 8b/9b encoding scheme enables a data word to be encoded using code words. Each of the valid code words does not include any three consecutive bits having a logic level of logic-high (i.e., ‘1’), and represent transition vectors for consecutive symbols transmitted over the high speed parallel bus. An encoder and corresponding decoder are disclosed for implementing the 8b/9b encoding scheme. In one embodiment, the encoder/decoder implements a modified Fibonacci sequence algorithm. In another embodiment, the encoder/decoder implements a look-up table.Type: GrantFiled: April 9, 2012Date of Patent: December 24, 2013Assignee: Nvidia CorporationInventors: Sunil Sudhakaran, Russell R. Newcomb
-
Publication number: 20130266047Abstract: Systems and methods for encoding a data word using an 8b/9b encoding scheme that eliminates two-aggressor crosstalk are disclosed. The 8b/9b encoding scheme enables a data word that can be subdivided into portions of eight bits or less to be encoded using code words having one extra bit than the corresponding portion of the data word. Each of the valid code words does not include any three consecutive bits having a logic level of logic-high (i.e., ‘1’), and represent transition vectors for consecutive symbols transmitted over the high speed parallel bus. An encoder and corresponding decoder are disclosed for implementing the 8b/9b encoding scheme. In one embodiment, the encoder/decoder implements a modified Fibonacci sequence algorithm. In another embodiment, the encoder/decoder implements a look-up table. In some embodiments, data words may be less than eight bits wide.Type: ApplicationFiled: April 10, 2012Publication date: October 10, 2013Applicant: NVIDIA CorporationInventors: Sunil SUDHAKARAN, Russell R. NEWCOMB
-
Publication number: 20130266046Abstract: Systems and methods for encoding/decoding a data word using an 8b/9b encoding scheme that eliminates two-aggressor crosstalk are disclosed. The 8b/9b encoding scheme enables a data word to be encoded using code words. Each of the valid code words does not include any three consecutive bits having a logic level of logic-high (i.e., ‘1’), and represent transition vectors for consecutive symbols transmitted over the high speed parallel bus. An encoder and corresponding decoder are disclosed for implementing the 8b/9b encoding scheme. In one embodiment, the encoder/decoder implements a modified Fibonacci sequence algorithm. In another embodiment, the encoder/decoder implements a look-up table.Type: ApplicationFiled: April 9, 2012Publication date: October 10, 2013Inventors: Sunil SUDHAKARAN, Russell R. Newcomb
-
Patent number: 8489911Abstract: One embodiment of the present invention sets forth a technique for performing high-performance clock training. One clock training sweep operation is performed to determine phase relationships for two write clocks with respect to a command clock. The phase relationships are generated to satisfy timing requirements for two different client devices, such as GDDR5 DRAM components. A second clock training sweep operation is performed to better align local clocks operating on the client devices. A voting tally is maintained during the second clock training sweep to record phase agreement at each step in the clock training sweep. The voting tally then determines whether one of the local clocks should be inverted to better align the two local clocks.Type: GrantFiled: December 30, 2009Date of Patent: July 16, 2013Assignee: NVIDIA CorporationInventors: Eric Lyell Hill, Russell R. Newcomb, Shu-Yi Yu
-
Patent number: 8095761Abstract: A synchronous memory device is configured to switch into and out of a full speed mode to change speed the speed of data transactions without significantly disturbing the frequency of a clock input to a PLL or DLL that provides the internal clock for the synchronous memory device. Since the PLL or DLL receives a clock signal whether or not the synchronous memory device is in a non-full speed mode, the PLL or DLL does not need to settle or relock when the clock signal is reapplied to exit a different speed mode and return to the full speed mode. Therefore, the latency incurred to switch into and out of different speed modes is reduced by eliminating or substantially reducing the time for settling or relocking the PLL or DLL.Type: GrantFiled: March 22, 2007Date of Patent: January 10, 2012Assignee: NVIDIA CorporationInventors: Hans Wolfgang Schulze, Russell R. Newcomb, Barry A. Wagner
-
Patent number: 8095762Abstract: A synchronous memory device is configured to switch into and out of a full speed mode to change speed the speed of data transactions without significantly disturbing the frequency of a clock input to a PLL or DLL that provides the internal clock for the synchronous memory device. Since the PLL or DLL receives a clock signal whether or not the synchronous memory device is in a non-full speed mode, the PLL or DLL does not need to settle or relock when the clock signal is reapplied to exit a different speed mode and return to the full speed mode. Therefore, the latency incurred to switch into and out of different speed modes is reduced by eliminating or substantially reducing the time for settling or relocking the PLL or DLL.Type: GrantFiled: March 22, 2007Date of Patent: January 10, 2012Assignee: NVIDIA CorporationInventors: Hans Wolfgang Schulze, Russell R. Newcomb, Barry A. Wagner
-
Patent number: 8055871Abstract: A synchronous memory device is configured to switch into and out of a full speed mode to change speed the speed of data transactions without significantly disturbing the frequency of a clock input to a PLL or DLL that provides the internal clock for the synchronous memory device. Since the PLL or DLL receives a clock signal whether or not the synchronous memory device is in a non-full speed mode, the PLL or DLL does not need to settle or relock when the clock signal is reapplied to exit a different speed mode and return to the full speed mode. Therefore, the latency incurred to switch into and out of different speed modes is reduced by eliminating or substantially reducing the time for settling or relocking the PLL or DLL.Type: GrantFiled: March 22, 2007Date of Patent: November 8, 2011Assignee: NVIDIA CorporationInventors: Hans Wolfgang Schulze, Russell R. Newcomb, Barry A. Wagner
-
Patent number: 7613064Abstract: Embodiments of power management modes for memory devices are disclosed.Type: GrantFiled: December 19, 2006Date of Patent: November 3, 2009Assignee: nVidia CorporationInventors: Barry A. Wagner, Andrew R. Bell, Thomas E. Dewey, Russell R. Newcomb
-
Patent number: 7603246Abstract: Embodiments for positioning transitions in one or more data signals in relation to a data strobe signal are disclosed. For an example embodiment, a receiving device may return a test value to a transmitting device. Timing for one or more data signals may be adjusted in relation to a clock signal according, at least in part, to the test value returned from a receiving device.Type: GrantFiled: March 31, 2006Date of Patent: October 13, 2009Assignee: nVidia CorporationInventors: Russell R. Newcomb, Barry A. Wagner
-
Patent number: 7574647Abstract: Embodiments for binary encoding and/or decoding data are disclosed. In one or more embodiments, N data bits may be encoded using one of a plurality of codes derived from at least N+1 bits wherein said one of the plurality of codes is selected to most closely maintain a programmable non-equal ratio of bits at a first logical level to bits at a second logical level.Type: GrantFiled: March 20, 2006Date of Patent: August 11, 2009Assignee: Nvidia CorporationInventors: Russell R. Newcomb, William B. Simms, Barry A. Wagner
-
Patent number: 7519892Abstract: Embodiments for binary encoding and/or decoding data are disclosed. In or more embodiments, N data bits may be encoded using one of a plurality of codes derived from at least N+1 bits wherein each of the plurality of codes comprises approximately equal numbers of bits at a first logical level and a second logical level.Type: GrantFiled: October 14, 2005Date of Patent: April 14, 2009Assignee: nVidia CorporationInventors: Russell R. Newcomb, William B. Simms, Barry A. Wagner
-
Patent number: 7519893Abstract: Embodiments for binary encoding and/or decoding of data for transmission and/or reception over a data interconnect are disclosed. For an embodiment, a code may comprise a base portion, a subset of the base portion, a complement bit associated with the base portion, and a complement bit associated with the subset of the base portion.Type: GrantFiled: May 22, 2007Date of Patent: April 14, 2009Assignee: nVidia CorporationInventors: Russell R. Newcomb, William B. Simms
-
Patent number: 5832411Abstract: A plurality of sensor units are distributed over an area and communicate via a network with a central monitoring unit. The sensor units include sensor arrays that provide them with raw data in response to the presence of selected compounds in the ambient fluid. The raw sensor data is then processed to compute a local profile, which (a) illustrates a change in the compounds in the fluid from their normal state (change detection) , (b) indicates the presence and total concentration of foreign compounds in the fluid (presence detection), or (c) details the composition and concentrations of defined classes or individual species of compounds in the fluid (composition detection). The local profiles from the individual sensor units are then used to compute a spatial and temporal map for the compounds in the fluid.Type: GrantFiled: February 6, 1997Date of Patent: November 3, 1998Assignee: Raytheon CompanyInventors: Lawrence A. Schatzmann, James A. Wurzbach, Russell R. Newcomb, David F. Ciambrone
-
Patent number: 4668936Abstract: An M-bit all-capacitive analog-to-digital (A/D) converter is disclosed which includes 2.sup.N switched capacitors of substantially identical capacitance for use in determining the N most significant bits. Each of the capacitors have one terminal connected to a common node and its other terminal switchable to either ground or a positive reference voltage. At the beginning of a conversion cycle, the common node is at a potential indicative of a sampled analog input voltage, a first group of 2.sup.N-1 capacitors are switched to ground, and a second group of 2.sup.N-1 capacitors are switched to the positive reference voltage. For a given conversion cycle, selected capacitors of one of the capacitor groups are sequentially switched to drive the common node voltage to ground. A method is also disclosed for converting analog signals to digital signals utilizing parallel capacitive elements of substantially identical capacitance.Type: GrantFiled: October 15, 1985Date of Patent: May 26, 1987Assignee: Hughes Aircraft CompanyInventors: Russell R. Newcomb, William C. Black