Patents by Inventor Ryoji Oritsuki
Ryoji Oritsuki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7129999Abstract: A liquid crystal display device includes first and second substrates, a liquid crystal layer, a plurality of video signal lines and scanning signal lines formed on the first delimiting pixel regions, a plurality of video signal line driving circuits, and a thin film transistor formed in the pixel regions, and driven by a scanning signal from a scanning signal line. A display area contains a plurality of the pixel regions and a first and second protection element lines are formed at a peripheral portion of the display area and connected to the video signal lines by first and second high-resistance elements. A first circuit board is electrically connected with a portion of the video signal line driving circuits and a second circuit board is electrically connected with another portion of the video signal line driving circuits.Type: GrantFiled: April 22, 2005Date of Patent: October 31, 2006Assignee: Hitachi, Ltd.Inventors: Nobuyuki Suzuki, Ryoji Oritsuki, Yasushi Nakano
-
Publication number: 20050185106Abstract: A liquid crystal display device includes first and second substrates, a liquid crystal layer, a plurality of video signal lines and scanning signal lines formed on the first delimiting pixel regions, a plurality of video signal line driving circuits, and a thin film transistor formed in the pixel regions, and driven by a scanning signal from a scanning signal line. A display area contains a plurality of the pixel regions and a first and second protection element lines are formed at a peripheral portion of the display area and connected to the video signal lines by first and second high-resistance elements. A first circuit board is electrically connected with a portion of the video signal line driving circuits and a second circuit board is electrically connected with another portion of the video signal line driving circuits.Type: ApplicationFiled: April 22, 2005Publication date: August 25, 2005Inventors: Nobuyuki Suzuki, Ryoji Oritsuki, Yasushi Nakano
-
Patent number: 6888584Abstract: A liquid crystal display device having a first substrate, a second substrate, a liquid crystal layer interposed between the first substrate and the second substrate, a plurality of video signal lines and scanning signal lines formed on the first substrate, and defining pixel regions, a thin film transistor formed in the pixel regions, and driven by a scanning signal from the scanning signal line for supplying video signal from one of the video signal lines to a pixel electrode and a display area containing a plurality of the pixel regions. A first protection element line formed at a peripheral portion of the display area, and being connected to a odd-numbered ones of the video signal lines by first high-resistance elements, and a second protection element line formed at a peripheral portion of the display area, and being connected to even-numbered ones of the video signal lines by second high-resistance elements.Type: GrantFiled: March 12, 2004Date of Patent: May 3, 2005Assignee: Hitachi, Ltd.Inventors: Nobuyuki Suzuki, Ryoji Oritsuki, Yasushi Nakano
-
Patent number: 6861299Abstract: Inexpensive, unannealed glass is used as a substrate. The surface of a polycrystalline silicon film doped with boron (B) or phosphorus (P) is oxidized with ozone at a processing temperature of 500° C. or below to form a silicon oxide film of 4 to 20 nm thick on the surface of polycrystalline silicon. On account of this treatment, the level density at the interface between the gate-insulating layer and the channel layer can be made lower, and a thin-film transistor having less variations of characteristics can be formed on the unannealed glass substrate.Type: GrantFiled: April 2, 2003Date of Patent: March 1, 2005Assignee: Hitachi, Ltd.Inventors: Kazuhiko Horikoshi, Klyoshi Ogata, Takuo Tamura, Miwako Nakahara, Makoto Ohkura, Ryoji Oritsuki, Yasushi Nakano, Takeo Shiba
-
Patent number: 6815717Abstract: To a polycrystalline silicon layer crystallized by irradiation with laser light, a mixed gas comprised of ozone gas and H2O or N2O gas is fed at a processing temperature of 500° C. or below, or the polycrystalline silicon layer is previously treated with a solution such as ozone water or an aqueous NH3/hydrogen peroxide solution, followed by oxidation treatment with ozone, to form a silicon oxide layer with a thickness of 4 nm or more at the surface of the polycrystalline silicon layer for forming a thin-film transistor having characteristics that are less varying on a glass substrate previously not annealed.Type: GrantFiled: November 20, 2001Date of Patent: November 9, 2004Assignee: Hitachi, Ltd.Inventors: Kazuhiko Horikoshi, Kiyoshi Ogata, Miwako Nakahara, Takuo Tamura, Yasushi Nakano, Ryoji Oritsuki, Toshihiko Itoga, Takahiro Kamo
-
Publication number: 20040169778Abstract: A liquid crystal display device having a first substrate, a second substrate, a liquid crystal layer interposed between the first substrate and the second substrate, a plurality of video signal lines and scanning signal lines formed on the first substrate, and defining pixel regions, a thin film transistor formed in the pixel regions, and driven by a scanning signal from the scanning signal line for supplying video signal from one of the video signal lines to a pixel electrode and a display area containing a plurality of the pixel regions. A first protection element line formed at a peripheral portion of the display area, and being connected to a odd-numbered ones of the video signal lines by first high-resistance elements, and a second protection element line formed at a peripheral portion of the display area, and being connected to even-numbered ones of the video signal lines by second high-resistance elements.Type: ApplicationFiled: March 12, 2004Publication date: September 2, 2004Inventors: Nobuyuki Suzuki, Ryoji Oritsuki, Yasushi Nakano
-
Patent number: 6767760Abstract: To a polycrystalline silicon layer crystallized by irradiation with laser light, a mixed gas comprised of ozone gas and H2O or N2O gas is fed at a processing temperature of 500° C. or below, or the polycrystalline silicon layer is previously treated with a solution such as ozone water or an aqueous NH3/hydrogen peroxide solution, followed by oxidation treatment with ozone, to form a silicon oxide layer of 4 nm or more thick at the surface of the polycrystalline silicon layer for forming a thin-film transistor having less variations of characteristics on an unannealed glass substrate.Type: GrantFiled: June 11, 2002Date of Patent: July 27, 2004Assignee: Hitachi, Ltd.Inventors: Kazuhiko Horikoshi, Kiyoshi Ogata, Miwako Nakahara, Takuo Tamura, Yasushi Nakano, Ryoji Oritsuki, Toshihiko Itoga, Takahiro Kamo
-
Patent number: 6710824Abstract: Pixel areas surrounded by scanning signal lines, video signal lines, and counter signal lines are formed on a liquid-crystal-side surface of a transparent substrate, and include thin-film transistors driven by scanning signals from the scanning signal lines, pixel electrodes to which video signals from the video signal lines are supplied via the thin-film transistors, and counter electrodes spaced apart from the pixel electrodes and connected to the counter signal lines. To prevent leakage current from flowing from the scanning signal lines or the video signal lines to the counter signal lines, a common line is formed around a display area constituted by the pixel areas, the video signal lines and the scanning signal lines are connected to the common line by non-linear elements, and the counter signal lines are connected to the common line by high-resistance elements.Type: GrantFiled: October 11, 2001Date of Patent: March 23, 2004Assignee: Hitachi, Ltd.Inventors: Nobuyuki Suzuki, Ryoji Oritsuki, Yasushi Nakano
-
Publication number: 20030189205Abstract: Inexpensive, unannealed glass is used as a substrate. The surface of a polycrystalline silicon film doped with boron (B) or phosphorus (P) is oxidized with ozone at a processing temperature of 500° C. or below to form a silicon oxide film of 4 to 20 nm thick on the surface of polycrystalline silicon. On account of this treatment, the level density at the interface between the gate-insulating layer and the channel layer can be made lower, and a thin-film transistor having less variations of characteristics can be formed on the unannealed glass substrate.Type: ApplicationFiled: April 2, 2003Publication date: October 9, 2003Inventors: Kazuhiko Horikoshi, Klyoshi Ogata, Takuo Tamura, Miwako Nakahara, Makoto Ohkura, Ryoji Oritsuki, Yasushi Nakano, Takeo Shiba
-
Patent number: 6570184Abstract: Inexpensive, unannealed glass is used as a substrate. The surface of a polycrystalline silicon film doped with boron (B) or phosphorus (P) is oxidized with ozone at a processing temperature of 500° C. or below to form a silicon oxide film of 4 to 20 nm thick on the surface of polycrystalline silicon. On account of this treatment, the level density at the interface between the gate-insulating layer and the channel layer can be made lower, and a thin-film transistor having less variations of characteristics can be formed on the unannealed glass substrate.Type: GrantFiled: January 18, 2002Date of Patent: May 27, 2003Assignee: Hitachi, Ltd.Inventors: Kazuhiko Horikoshi, Klyoshi Ogata, Takuo Tamura, Miwako Nakahara, Makoto Ohkura, Ryoji Oritsuki, Yasushi Nakano, Takeo Shiba
-
Publication number: 20030042484Abstract: Inexpensive, unannealed glass is used as a substrate. The surface of a polycrystalline silicon film doped with boron (B) or phosphorus (P) is oxidized with ozone at a processing temperature of 500° C. or below to form a silicon oxide film of 4 to 20 nm thick on the surface of polycrystalline silicon. On account of this treatment, the level density at the interface between the gate-insulating layer and the channel layer can be made lower, and a thin-film transistor having less variations of characteristics can be formed on the unannealed glass substrate.Type: ApplicationFiled: January 18, 2002Publication date: March 6, 2003Inventors: Kazuhiko Horikoshi, Klyoshi Ogata, Takuo Tamura, Miwako Nakahara, Makoto Ohkura, Ryoji Oritsuki, Yasushi Nakano, Takeo Shiba
-
Publication number: 20020153567Abstract: To a polycrystalline silicon layer crystallized by irradiation with laser light, a mixed gas comprised of ozone gas and H2O or N2O gas is fed at a processing temperature of 500° C. or below, or the polycrystalline silicon layer is previously treated with a solution such as ozone water or an aqueous NH3/hydrogen peroxide solution, followed by oxidation treatment with ozone, to form a silicon oxide layer of 4 nm or more thick at the surface of the polycrystalline silicon layer for forming a thin-film transistor having less variations of characteristics on an unannealed glass substrate.Type: ApplicationFiled: June 11, 2002Publication date: October 24, 2002Inventors: Kazuhiko Horikoshi, Kiyoshi Ogata, Miwako Nakahara, Takuo Tamura, Yasushi Nakano, Ryoji Oritsuki, Toshihiko Itoga, Takahiro Kamo
-
Publication number: 20020113264Abstract: To a polycrystalline silicon layer crystallized by irradiation with laser light, a mixed gas comprised of ozone gas and H2O or N2O gas is fed at a processing temperature of 500° C. or below, or the polycrystalline silicon layer is previously treated with a solution such as ozone water or an aqueous NH3/hydrogen peroxide solution, followed by oxidation treatment with ozone, to form a silicon oxide layer of 4 nm or more thick at the surface of the polycrystalline silicon layer for forming a thin-film transistor having less variations of characteristics on an unannealed glass substrate.Type: ApplicationFiled: November 20, 2001Publication date: August 22, 2002Inventors: Kazuhiko Horikoshi, Kiyoshi Ogata, Miwako Nakahara, Takuo Tamura, Yasyshi Nakano, Ryoji Oritsuki, Toshihiko Itoga, Takahiro Kamo
-
Publication number: 20020021397Abstract: Pixel areas surrounded by scanning signal lines, video signal lines, and counter signal lines are formed on a liquid-crystal-side surface of a transparent substrate, and include thin-film transistors driven by scanning signals from the scanning signal lines, pixel electrodes to which video signals from the video signal lines are supplied via the thin-film transistors, and counter electrodes spaced apart from the pixel electrodes and connected to the counter signal lines. To prevent leakage current from flowing from the scanning signal lines or the video signal lines to the counter signal lines, a common line is formed around a display area constituted by the pixel areas, the video signal lines and the scanning signal lines are connected to the common line by non-linear elements, and the counter signal lines are connected to the common line by high-resistance elements.Type: ApplicationFiled: October 11, 2001Publication date: February 21, 2002Inventors: Nobuyuki Suzuki, Ryoji Oritsuki, Yasushi Nakano
-
Patent number: 6333769Abstract: Pixel areas surrounded by scanning signal lines, video signal lines, and counter signal lines are formed on a liquid-crystal-side surface of a transparent substrate, and include thin-film transistors driven by scanning signals from the scanning signal lines, pixel electrodes to which video signals from the video signal lines are supplied via the thin-film transistors, and counter electrodes spaced apart from the pixel electrodes and connected to the counter signal lines. To prevent leakage current from flowing from the scanning signal lines or the video signal lines to the counter signal lines, a common line is formed around a display area constituted by the pixel areas, the video signal lines and the scanning signal lines are connected to the common line by non-linear elements, and the counter signal lines are connected to the common line by high-resistance elements.Type: GrantFiled: June 29, 1999Date of Patent: December 25, 2001Assignee: Hitachi, Ltd.Inventors: Nobuyuki Suzuki, Ryoji Oritsuki, Yasushi Nakano
-
Patent number: 6226059Abstract: An anodized oxide film of Al is formed on a scanning signal line and a gate electrode. Al—Ta is used as material of each of the scanning signal line and gate electrode. The thickness of the anodized oxide film is set to at least 1,000 angstroms. The fabrication yield and reliability can be improved.Type: GrantFiled: June 17, 1998Date of Patent: May 1, 2001Assignee: Hitachi, Ltd.Inventors: Hideaki Yamamoto, Haruo Matsumaru, Tetsuaki Suzuki, Mitsuo Nakatani, Michio Tsukii, Akira Sasano, Saburo Oikawa, Ryoji Oritsuki
-
Patent number: 5781255Abstract: An anodized oxide film of Al is formed on a scanning signal line and a gate electrode. Al--Ta is used as material of each of the scanning signal line and gate electrode. The thickness of the anodized oxide film is set to 1,000 angstroms or more. The fabrication yield and reliability can be improved.Type: GrantFiled: October 4, 1996Date of Patent: July 14, 1998Assignee: Hitachi, Ltd.Inventors: Hideaki Yamamoto, Haruo Matsumaru, Tetsuaki Suzuki, Mitsuo Nakatani, Michio Tsukii, Akira Sasano, Saburo Oikawa, Ryoji Oritsuki
-
Patent number: 5589962Abstract: An anodized oxide film of Al is formed on a scanning signal line and a gate electrode. An alloy of Al containing Ta and Ti is used as material of each of the scanning signal line and gate electrode. The thickness of the anodized oxide film is set to 1,000 angstroms or more. The fabrication yield and reliability can be improved.Type: GrantFiled: June 6, 1995Date of Patent: December 31, 1996Assignee: Hitachi, Ltd.Inventors: Hideaki Yamamoto, Haruo Matsumaru, Tetsuaki Suzuki, Mitsuo Nakatani, Michio Tsukii, Akira Sasano, Saburo Oikawa, Ryoji Oritsuki
-
Patent number: 5555112Abstract: In a liquid crystal display substrate in which the pixel electrode is applied with a voltage through the drain and source of a thin-film transistor (TFT) that conducts by a voltage applied to the TFT gate electrode, this gate electrode and a busline connected to the gate electrode are formed as a multi-layered structure consisting of a gate layer and at least two layers of a gate insulation film and an amorphous silicon film. The multi-layered structure is formed by etching through a single mask.Type: GrantFiled: February 9, 1994Date of Patent: September 10, 1996Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Ryoji Oritsuki, Minoru Hiroshima, Masahiro Yanai, Masaaki Matsuda, Toshikazu Horii, Yuichi Hashimoto, Hayao Kozai, Kenkichi Suzuki, Masaru Takabatake, Takashi Isoda
-
Patent number: 4607168Abstract: A photosensor array device comprises a line sensor including a plurality of sets of sensors juxtaposed on a transparent glass substrate. Each set comprises an amorphous silicon photodiode, a crosstalk preventing element in the form of a diode or a transistor and a matrix wiring connected to the element. A selector is provided for driving the crosstalk preventing elements of the line sensor. The photodiode and the crosstalk preventing element are formed integrally.Type: GrantFiled: July 6, 1983Date of Patent: August 19, 1986Assignee: Hitachi, Ltd.Inventors: Ryoji Oritsuki, Susumu Saito, Hiromi Kanai