Patents by Inventor Ryu Makabe
Ryu Makabe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240051789Abstract: There is provided a guidance system capable of guiding a user who does not operate an ascending/descending facility in a building as well on the basis of concern and interest of the user. In a guidance system (1), a behavior information acquisition unit (15) acquires behavior information on an arrival floor of a user. An interest information acquisition unit (20) acquires interest information representing a degree of interest of the user for each attribute on the basis of a relationship between layout and attributes of areas on the arrival floor and the behavior information. A destination presentation unit (22) preferentially presents an area with an attribute with a higher degree of interest as a destination when a user specification unit (14) specifies a user, on the basis of the interest information for the user and information on attributes for each area.Type: ApplicationFiled: January 5, 2022Publication date: February 15, 2024Applicant: Mitsubishi Electric CorporationInventors: Ryu MAKABE, Masami AIKAWA, Kei GOMITA, Atsushi HORI, Seiji FUWA
-
Publication number: 20230078706Abstract: An elevator device according to this disclosure includes a detection device, an identification module, and a determination module. The detection device is provided to a car of an elevator, and detects detection information. The identification module repeatedly acquires identification information for identifying a passenger from the detection information detected by the detection device. The determination module determines a leaving floor of the passenger based on a change in the identification information acquired by the identification module and a floor on which the car stops.Type: ApplicationFiled: March 5, 2020Publication date: March 16, 2023Applicant: Mitsubishi Electric CorporationInventors: Ryu MAKABE, Atsushi HORI, Masami AIKAWA
-
Patent number: 7638411Abstract: The metal wirings of the uppermost layer are exposed so as to be contactable to the probe and arranged so as to be spatially separated from one another via spaces that are approximately parallel to the longitudinal direction of the dicing area, and the position and size of the space is designed considering a thickness of a cutting edge of a blade and relative positioning error, and the blade does not cross any metal wirings when the blade passes through the dicing area, thereby preventing the generation of an abruption or a burr due to the dicing to enhance a yield in IC production.Type: GrantFiled: July 25, 2008Date of Patent: December 29, 2009Assignee: Renesas Technology Corp.Inventors: Ryu Makabe, Yuichi Kunori
-
Patent number: 7547963Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: GrantFiled: September 26, 2007Date of Patent: June 16, 2009Assignee: Renesas Technology Corp.Inventors: Isao Nojiri, Ryu Makabe
-
Publication number: 20080293219Abstract: The metal wirings of the uppermost layer are exposed so as to be contactable to the probe and arranged so as to be spatially separated from one another via spaces that are approximately parallel to the longitudinal direction of the dicing area, and the position and size of the space is designed considering a thickness of a cutting edge of a blade and relative positioning error, and the blade does not cross any metal wirings when the blade passes through the dicing area, thereby preventing the generation of an abruption or a burr due to the dicing to enhance a yield in IC production.Type: ApplicationFiled: July 25, 2008Publication date: November 27, 2008Applicant: RENESAS TECHNOLOGY CORP.Inventors: Ryu Makabe, Yuichi Kunori
-
Patent number: 7416964Abstract: The metal wirings of the uppermost layer are exposed so as to be contactable to the probe and arranged so as to be spatially separated from one another via spaces that are approximately parallel to the longitudinal direction of the dicing area, and the position and size of the space is designed considering a thickness of a cutting edge of a blade and relative positioning error, and the blade does not cross any metal wirings when the blade passes through the dicing area, thereby preventing the generation of an abruption or a burr due to the dicing to enhance a yield in IC production.Type: GrantFiled: June 20, 2006Date of Patent: August 26, 2008Assignee: Renesas Technology Corp.Inventors: Ryu Makabe, Yuichi Kunori
-
Publication number: 20080023848Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: ApplicationFiled: September 26, 2007Publication date: January 31, 2008Applicant: RENESAS TECHNOLOGY CORP.Inventors: Isao Nojiri, Ryu Makabe
-
Publication number: 20080023847Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: ApplicationFiled: September 26, 2007Publication date: January 31, 2008Applicant: RENESAS TECHNOLOGY CORP.Inventors: Isao Nojiri, Ryu Makabe
-
Patent number: 7288837Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: GrantFiled: April 13, 2006Date of Patent: October 30, 2007Assignee: Renesas Technology Corp.Inventors: Isao Nojiri, Ryu Makabe
-
Publication number: 20060231926Abstract: The metal wirings of the uppermost layer are exposed so as to be contactable to the probe and arranged so as to be spatially separated from one another via spaces that are approximately parallel to the longitudinal direction of the dicing area, and the position and size of the space is designed considering a thickness of a cutting edge of a blade and relative positioning error, and the blade does not cross any metal wirings when the blade passes through the dicing area, thereby preventing the generation of an abruption or a burr due to the dicing to enhance a yield in IC production.Type: ApplicationFiled: June 20, 2006Publication date: October 19, 2006Applicant: Renesas Technology Corp.Inventors: Ryu Makabe, Yuichi Kunori
-
Publication number: 20060186526Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: ApplicationFiled: April 13, 2006Publication date: August 24, 2006Applicant: Renesas Technology Corp.Inventors: Isao Nojiri, Ryu Makabe
-
Patent number: 7078805Abstract: The metal wirings of the uppermost layer are exposed so as to be contactable to the probe and arranged so as to be spatially separated from one another via spaces that are approximately parallel to the longitudinal direction of the dicing area, and the position and size of the space is designed considering a thickness of a cutting edge of a blade and relative positioning error, and the blade does not cross any metal wirings when the blade passes through the dicing area, thereby preventing the generation of an abruption or a burr due to the dicing to enhance a yield in IC production.Type: GrantFiled: September 16, 2003Date of Patent: July 18, 2006Assignee: Renesas Technology Corp.Inventors: Ryu Makabe, Yuichi Kunori
-
Patent number: 7071574Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: GrantFiled: September 5, 2000Date of Patent: July 4, 2006Assignee: Renesas Technology Corp.Inventors: Isao Nojiri, Ryu Makabe
-
Patent number: 6795943Abstract: A semiconductor memory includes a first decoder selecting any of modes 1-n of a test mode B according to first to fourth data signals, and a second decoder selecting any of modes 1-n of the test mode B according to fifth to eighth data signals. When a predetermined mode m+1 is not set in a test mode A, the mode selected by both the first and second decoders is set. When the predetermined mode m+1 is set, the mode selected by the first decoder is set. Therefore, the test mode B can be set at the manufacturer side by connecting only four data input/output terminals to the tester.Type: GrantFiled: October 11, 2001Date of Patent: September 21, 2004Assignee: Renesas Technology Corp.Inventors: Hirotoshi Sato, Masaki Tsukude, Ryu Makabe
-
Publication number: 20040077128Abstract: The metal wirings of the uppermost layer are exposed so as to be contactable to the probe and arranged so as to be spatially separated from one another via spaces that are approximately parallel to the longitudinal direction of the dicing area, and the position and size of the space is designed considering a thickness of a cutting edge of a blade and relative positioning error, and the blade does not cross any metal wirings when the blade passes through the dicing area, thereby preventing the generation of an abruption or a burr due to the dicing to enhance a yield in IC production.Type: ApplicationFiled: September 16, 2003Publication date: April 22, 2004Applicant: RENESAS TECHNOLOGY CORP.Inventors: Ryu Makabe, Yuichi Kunori
-
Patent number: 6707735Abstract: When address signal bits and/or data bits in a predetermined pattern are accessed a predetermined number of times successively, a test mode can be set. By using address signal bits and/or data bits as a test command for designating a test content, a test content is specified. A semiconductor memory device with an interface compatible with an interface of a normal static random access memory is provided.Type: GrantFiled: April 12, 2002Date of Patent: March 16, 2004Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Ryu Makabe, Masaki Tsukude, Hirotoshi Sato
-
Patent number: 6577553Abstract: Successive data read access with a final address specified is detected by a command mode detecting circuit to set a command mode entry status. In the command mode entry, a command of designating an internal state is made acceptable in accordance with a predetermined external signal. Consequently, a semiconductor memory device that enters a command mode, maintaining compatibility of pins and signal timings with a conventional static memory is provided.Type: GrantFiled: April 17, 2002Date of Patent: June 10, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Ryu Makabe, Masaki Tsukude, Hirotoshi Sato, Shinichi Kobayashi
-
Publication number: 20020176297Abstract: When address signal bits and/or data bits in a predetermined pattern are accessed a predetermined number of times successively, a test mode can be set. By using address signal bits and/or data bits as a test command for designating a test content, a test content is specified. A semiconductor memory device with an interface compatible with an interface of a normal static random access memory is provided.Type: ApplicationFiled: April 12, 2002Publication date: November 28, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Ryu Makabe, Masaki Tsukude, Hirotoshi Sato
-
Publication number: 20020159323Abstract: Successive data read access with a final address specified is detected by a command mode detecting circuit to set a command mode entry status. In the command mode entry, a command of designating an internal state is made acceptable in accordance with a predetermined external signal. Consequently, a semiconductor memory device that enters a command mode, maintaining compatibility of pins and signal timings with a conventional static memory is provided.Type: ApplicationFiled: April 17, 2002Publication date: October 31, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Ryu Makabe, Masaki Tsukude, Hirotoshi Sato, Shinichi Kobayashi
-
Patent number: RE41245Abstract: Successive data read access with a final address specified is detected by a command mode detecting circuit to set a command mode entry status. In the command mode entry, a command of designating an internal state is made acceptable in accordance with a predetermined external signal. Consequently, a semiconductor memory device that enters a command mode, maintaining compatibility of pins and signal timings with a conventional status memory is provided.Type: GrantFiled: June 9, 2005Date of Patent: April 20, 2010Assignee: Renesas Technology CorporationInventors: Ryu Makabe, Masaki Tsukude, Hirotoshi Sato, Shinichi Kobayashi