Patents by Inventor Sai Zhang
Sai Zhang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9772899Abstract: A system for error correction code (ECC) management of write-once memory (WOM) codes includes, for example, a host processor is arranged to send a data word that is to be stored in a WOM (Write-Once Memory) device. A host interface is arranged to receive the first data word for processing by a WOM controller and an ECC controller. The WOM controller is for generating a first WOM-encoded word in response to an original symbol of the first data word, while the ECC controller is for generating a first set of ECC bits in response to the original symbol of the first data word. A memory device interface is for writing the first WOM-encoded word and the first set of ECC bits to the WOM device in accordance with the memory address associated with the first data word.Type: GrantFiled: May 4, 2015Date of Patent: September 26, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sai Zhang, Yuming Zhu, Clive Bittlestone, Srinath Ramaswamy
-
Patent number: 9728520Abstract: An enhanced Flash chip and a method for packaging chip are provided to solve the problems of high design complexity. The enhanced Flash chip comprises: a FLASH and a RPMC packaged integrally, wherein the same IO pins in the FLASH and in the RPMC are mutually connected and are connected to the same external sharing pin of the chip; an external instruction is transmitted to the FLASH and the RPMC through the external sharing pin of the chip, and the controller of the FLASH and the controller of the RPMC respectively judge whether to execute the external instruction; and the FLASH and the RPMC further comprise internal IO pins, respectively, the internal IO pins of the FLASH and the internal IO pins of the RPMC are mutually connected, and internal mutual communication between the FLASH and the RPMC is performed through the pair of mutually connected internal IO pins.Type: GrantFiled: June 21, 2013Date of Patent: August 8, 2017Assignee: GIGADEVICE SEMICONDUCTOR (BEIJING) INC.Inventors: Hong Hu, Qingming Shu, Sai Zhang, Jianjun Zhang, Jiang Liu, Ronghua Pan
-
Patent number: 9715943Abstract: Data words to be written to a memory location are delta encoded in multi-write avoidance (“MWA”) code words. MWA code words result in no re-writing of single-bit storage cells containing logical “0's” to a “0” state and no re-writing of logical “1's” to cells that have already been written once to a logical “1.” Potential MWA code words stored in a look-up table (“LUT”) are indexed by a difference word DELTA_D. DELTA_D represents a bitwise difference (“delta”) between a data word currently stored at the memory location and a new data word (“NEW_D”) to be stored at the memory location. Validation and selection logic chooses an MWA code word representing NEW_D to be written if the MWA code word does not violate the principle of multi-write avoidance. Some embodiments generate the MWA code words using a pattern generator rather than indexing the MWA code words from a LUT.Type: GrantFiled: August 12, 2015Date of Patent: July 25, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yuming Zhu, Manish Goel, Clive Bittlestone, Yunchen Qiu, Sai Zhang
-
Publication number: 20170185580Abstract: The present disclosure describes an emoji input method and a device thereof. The emoji input method may include: detecting a user operation that starts an emoji conversion function; receiving a plurality of user input words; segmenting the plurality of user input words to obtain a keyword candidate; searching for an emoji corresponding to the keyword candidate based on a mapping relationship between the keyword and emojis; and displaying the emoji.Type: ApplicationFiled: August 17, 2016Publication date: June 29, 2017Inventors: DATAO ZHANG, SAI ZHANG
-
Patent number: 9690517Abstract: A system for error correction code (ECC) management of write-once memory (WOM) codes includes, for example, a controller for selecting between one of a WOM (Write-Only Memory) mode and an ECC (error correction code) mode. A codec is arranged to operate in the selected mode. The codec while operating in the ECC mode is arranged to identify a bit position of at least one bit error in response to ECC parity bits of a first received data word. The codec while operating in the WOM mode is arranged to receive a WOM-encoded word from an addressed location in a WOM device, to receive a second received data word to be encoded and written to the addressed location, and to generate WOM-encoded word for writing to the addressed location in the WOM device. The WOM-encoded word for writing to the addressed location is optionally ECC encoded.Type: GrantFiled: May 22, 2015Date of Patent: June 27, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sai Zhang, Yuming Zhu, Clive Bittlestone, Srinath Ramaswamy
-
Publication number: 20170147430Abstract: Methods and apparatus to measure detect and correct errors in destructive read non-volatile memory are disclosed. In some examples, the method and apparatus determine, in response to stabilizing a power supply, a status signature stored in non-volatile memory. In examples wherein the status signature is not normal, the methods and apparatus decode an error correction code that is encoded in a destructive read non-volatile memory.Type: ApplicationFiled: January 6, 2016Publication date: May 25, 2017Inventors: Yuming Zhu, Manish Goel, Sai Zhang
-
Publication number: 20170047130Abstract: Data words to be written to a memory location are delta encoded in multi-write avoidance (“MWA”) code words. MWA code words result in no re-writing of single-bit storage cells containing logical “0's” to a “0” state and no re-writing of logical “1's” to cells that have already been written once to a logical “1.” Potential MWA code words stored in a look-up table (“LUT”) are indexed by a difference word DELTA_D. DELTA_D represents a bitwise difference (“delta”) between a data word currently stored at the memory location and a new data word (“NEW_D”) to be stored at the memory location. Validation and selection logic chooses an MWA code word representing NEW_D to be written if the MWA code word does not violate the principle of multi-write avoidance. Some embodiments generate the MWA code words using a pattern generator rather than indexing the MWA code words from a LUT.Type: ApplicationFiled: August 12, 2015Publication date: February 16, 2017Inventors: Yuming Zhu, Manish Goel, Clive Bittlestone, Yunchen Qiu, Sai Zhang
-
Publication number: 20160342471Abstract: A system for error correction code (ECC) management of write-once memory (WOM) codes includes, for example, a controller for selecting between one of a WOM (Write-Only Memory) mode and an ECC (error correction code) mode. A codec is arranged to operate in the selected mode. The codec while operating in the ECC mode is arranged to identify a bit position of at least one bit error in response to ECC parity bits of a first received data word. The codec while operating in the WOM mode is arranged to receive a WOM-encoded word from an addressed location in a WOM device, to receive a second received data word to be encoded and written to the addressed location, and to generate WOM-encoded word for writing to the addressed location in the WOM device. The WOM-encoded word for writing to the addressed location is optionally ECC encoded.Type: ApplicationFiled: May 22, 2015Publication date: November 24, 2016Inventors: Sai Zhang, Yuming Zhu, Clive Bittlestone, Srinath Ramaswamy
-
Publication number: 20160328289Abstract: A system for error correction code (ECC) management of write-once memory (WOM) codes includes, for example, a host processor is arranged to send a data word that is to be stored in a WOM (Write-Only Memory) device. A host interface is arranged to receive the first data word for processing by a WOM controller and an ECC controller. The WOM controller is for generating a first WOM-encoded word in response to an original symbol of the first data word, while the ECC controller is for generating a first set of ECC bits in response to the original symbol of the first data word. A memory device interface is for writing the first WOM-encoded word and the first set of ECC bits to the WOM device in accordance with the memory address associated with the first data word.Type: ApplicationFiled: May 4, 2015Publication date: November 10, 2016Inventors: Sai Zhang, Yuming Zhu, Clive Bittlestone, Srinath Ramaswamy
-
Patent number: 9396798Abstract: An enhanced Flash chip and a method for packaging chip, wherein the enhanced Flash chip comprising: a FLASH and a RPMC, packaged integrally; the FLASH and the RPMC each comprising: a first internal IO pin and a second internal IO pin; the FLASH and the RPMC being further provided with a jumper window, one end of which is mutually connected to the first internal IO pin of the FLASH or the RPMC and the other end of which is mutually connected to the first internal IO pin of the RPMC or the FLASH; the second internal IO pin of the FLASH and the second internal IO pin of the RPMC being mutually connected. The enhanced Flash chip provided in the present application may effectively reduce design complexity and chip manufacturing cost, avoid the crossing of the metal lead wires in the chip package, and increase the yield of chip packages.Type: GrantFiled: June 24, 2013Date of Patent: July 19, 2016Assignee: GIGADEVICE SEMICONDUCTOR (BEIJING) INC.Inventors: Hong Hu, Qingming Shu, Sai Zhang, Jianjun Zhang, Jiang Liu
-
Publication number: 20150348939Abstract: An enhanced Flash chip and a method for packaging chip are provided to solve the problems of high design complexity. The enhanced Flash chip comprises: a FLASH and a RPMC packaged integrally, wherein the same IO pins in the FLASH and in the RPMC are mutually connected and are connected to the same external sharing pin of the chip; an external instruction is transmitted to the FLASH and the RPMC through the external sharing pin of the chip, and the controller of the FLASH and the controller of the RPMC respectively judge whether to execute the external instruction; and the FLASH and the RPMC further comprise internal IO pins, respectively, the internal IO pins of the FLASH and the internal IO pins of the RPMC are mutually connected, and internal mutual communication between the FLASH and the RPMC is performed through the pair of mutually connected internal IO pins.Type: ApplicationFiled: June 21, 2013Publication date: December 3, 2015Applicant: GIGADEVICE SEMICONDUCTOR (BEIJING) INC.Inventors: Hong HU, Qingming SHU, Sai ZHANG, Jianjun ZHANG, Jiang LIU, Ronghua PAN
-
Publication number: 20150318044Abstract: An enhanced Flash chip and a method for packaging chip, wherein the enhanced Flash chip comprising: a FLASH and a RPMC, packaged integrally; the FLASH and the RPMC each comprising: a first internal IO pin and a second internal IO pin; the FLASH and the RPMC being further provided with a jumper window, one end of which is mutually connected to the first internal IO pin of the FLASH or the RPMC and the other end of which is mutually connected to the first internal IO pin of the RPMC or the FLASH; the second internal IO pin of the FLASH and the second internal IO pin of the RPMC being mutually connected. The enhanced Flash chip provided in the present application may effectively reduce design complexity and chip manufacturing cost, avoid the crossing of the metal lead wires in the chip package, and increase the yield of chip packages.Type: ApplicationFiled: June 24, 2013Publication date: November 5, 2015Applicant: GIGADEVICE SEMICONDUCTOR (BEIJING) INC.Inventors: Hong HU, Qingming SHU, Sai ZHANG, Jianjun ZHANG, Jiang LIU
-
Publication number: 20150186067Abstract: Disclosed are an enhanced Flash chip of SPI interface and a method for packaging chip, to solve the problems of high design complexity, long design period and high design cost. The chip comprises SPI FLASH and RPMC which are packaged integrally; the SPI FLASH and the RPMC comprise an independent controller, respectively; the same IO pins in SPI FLASH and RPMC are mutually connected and are connected to the same external sharing pin of the chip. The SPI FLASH and the RPMC further comprise an internal IO pin, respectively, in which the internal IO pin of SPI FLASH is connected with the internal IO pin of RPMC, and the internal mutual communication between the SPI FLASH and the RPMC is achieved through the mutually connected internal IO pins. Thus, it is possible to reduce the package size, decrease the cost of design, shorten design period and improve performance of the chip.Type: ApplicationFiled: July 15, 2013Publication date: July 2, 2015Inventors: Qingming Shu, Hong Hu, Sai Zhang, Jianjun Zhang, Jiang Liu, Ronghua Pan
-
Patent number: 8973325Abstract: A method for roof drainage for reducing urban waterlogging, the method including: arranging a drainage device on a roof, the drainage device including a drainage exit and a drainage pipe including a wall; increasing the height of the drainage exit to allow the drainage exit to be between 5 and 10 cm higher than the roof; arranging a water outlet hole having a drainage capacity on the wall of the drainage pipe at a position that has the same height as the roof or is lower than the roof; disposing a siphon including an inlet and an outlet on an upper part of the drainage pipe, allowing the inlet to face the roof, and allowing the outlet to extend into the drainage pipe; and disposing a ball cock mechanism on the wall of the drainage wall to control the water outlet hole to open or close.Type: GrantFiled: October 15, 2013Date of Patent: March 10, 2015Assignees: Chongqing University, Shenzhen Yuezhong (Group) Co., Ltd.Inventors: Hongxiang Chai, Songming Tan, Hong Wu, Weijie Wang, Ganlin Zhang, Wei Chen, Wei Kang, Zhengsong Wu, Sai Zhang
-
Patent number: 8950123Abstract: A rainwater head, including: a dome, a drainage pipe, a siphon, and a ball cock mechanism. The drainage pipe includes a drainage exit and a wall including a water outlet hole. The ball cock mechanism includes a floating ball, a connecting bar, a fulcrum, and a stopper. The drainage pipe is connected to the lower part of the dome. The drainage exit is arranged on the top of the drainage pipe. The drainage exit is adapted to be between 5 and 10 cm higher than the roof. The water outlet hole is arranged on the wall of the drainage pipe at a position having the same height as the roof or is lower than the roof. The siphon is disposed on the upper part of the drainage pipe. The inlet of the siphon faces the roof; and the outlet of the siphon extends inside the drainage pipe.Type: GrantFiled: October 16, 2013Date of Patent: February 10, 2015Assignees: Chongqing University, Shenzhen Yuezhong (Group) Co., Ltd.Inventors: Hongxiang Chai, Songming Tan, Hong Wu, Weijie Wang, Ganlin Zhang, Wei Chen, Wei Kang, Zhengsong Wu, Sai Zhang