Patents by Inventor Sakhawat M. Khan
Sakhawat M. Khan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9640263Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: GrantFiled: December 24, 2013Date of Patent: May 2, 2017Assignee: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan
-
Publication number: 20140198568Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: ApplicationFiled: December 24, 2013Publication date: July 17, 2014Applicant: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan
-
Patent number: 8614924Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: GrantFiled: April 19, 2013Date of Patent: December 24, 2013Assignee: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan
-
Publication number: 20130235664Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: ApplicationFiled: April 19, 2013Publication date: September 12, 2013Applicant: Silicon Storage Technology Inc.Inventors: Hieu Van Tran, Sakhawat M. KHAN
-
Patent number: 8432750Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: GrantFiled: December 6, 2010Date of Patent: April 30, 2013Assignee: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan
-
Publication number: 20110110170Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: ApplicationFiled: December 6, 2010Publication date: May 12, 2011Inventors: Hieu Van Tran, Sakhawat M. Khan
-
Patent number: 7848159Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: GrantFiled: November 20, 2008Date of Patent: December 7, 2010Assignee: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan
-
Publication number: 20090147579Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: ApplicationFiled: November 20, 2008Publication date: June 11, 2009Applicant: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan
-
Patent number: 7471581Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: GrantFiled: March 22, 2007Date of Patent: December 30, 2008Assignee: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan
-
Publication number: 20080235152Abstract: A computer-implemented method of locking-in investment gains can include initializing an investment fund having a net asset value per share. The investment fund can include assets allocated to at least a discount instrument and a derivative instrument, where the discount instrument provides a floor value of the net asset value per share. The method can further include selecting a target value for the investment fund. In addition, in some instances, the method can include reinitializing the investment fund in response to one or more of the following: (a) the investment fund at least achieving the target value and (b) expiration of an investment period of the investment fund. Reinitializing the investment fund can include rolling over the assets of the investment fund.Type: ApplicationFiled: January 22, 2008Publication date: September 25, 2008Applicant: MARKET RISK AUCTIONS, LLCInventors: John O'Brien, Sakhawat M. Khan, Michael Edesess, Miguel Palacios, Dan Jack Ransenberg, Ke Tang
-
Patent number: 7196927Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: GrantFiled: January 22, 2004Date of Patent: March 27, 2007Assignee: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan
-
Patent number: 7061295Abstract: An oscillator that can be used within a high voltage generation and regulation system for non-volatile memory. The system may comprise a charge pump that may have at least one pump and an oscillator. In one aspect the oscillator provides clock signals to the pump. The output of the oscillator may be disabled without turning off the clock generation. The oscillator may be a ring oscillator. In one aspect, the ring oscillator and the output stage may comprise inverters with a capacitor coupled to the output of the inverter. In one aspect, the ratio of the capacitors in the ring oscillator to the capacitor in the output stage determine the phase shift between the two clock signals. In another aspect, the capacitance of the capacitors are identical and a bias applied the ring oscillator and the output stage are radioed to adjust the phase between the two clock signals.Type: GrantFiled: November 16, 2004Date of Patent: June 13, 2006Assignee: Silicon Storage Technology, Inc.Inventors: William John Saiki, Hieu Van Tran, Sakhawat M. Khan
-
Patent number: 7038538Abstract: An operational amplifier comprises multiple stages. A differential input stage that includes an adaptive high voltage differential pair generates up and down output currents in response to up and down input voltages. The differential input stage includes adaptive common input high voltage (HV) bias. An intermediate stage converts the up and down output currents into a first output voltage signal. The intermediate stage includes a folded cascode arrangement. The intermediate stage is biased by fixed voltage bias signals. The intermediate stage also includes unaffected slew rate stability compensation and a combined split stability compensation. An output stage includes a class AB source follower driver that generates a second output voltage signal in response to the first output voltage signal. The output stage is biased with an adaptive push-pull source follower output HV bias. The output stage includes feed-forward slew rate enhancement.Type: GrantFiled: February 26, 2003Date of Patent: May 2, 2006Assignee: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan, William John Saiki
-
Patent number: 7035151Abstract: Memory array architectures and operating methods suitable for super high density in the giga bits for multilevel nonvolatile memory integrated circuit system. The array architectures and operating methods include: (1) an Inhibit and Select Segmentation Scheme; (2) a Multilevel Memory Decoding Scheme that includes a Power Supply Decoded Decoding Scheme, a Feedthrough-to-Memory Decoding Scheme, a Feedthrough-to-Driver Decoding Scheme, and a Winner-Take-All Kelvin Memory Decoding Scheme; (3) a constant-total-current-program scheme; (4) includes fast-slow and 2-step ramp rate control programming; and a reference system method and apparatus, which includes a Positional Linear Reference System, a Positional Geometric Reference System, and a Geometric Compensation Reference System. The apparatus and method enable multilevel programming, reading, and margining.Type: GrantFiled: June 14, 2004Date of Patent: April 25, 2006Assignee: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan, George J. Korsh
-
Patent number: 6992937Abstract: A digital multilevel bit memory array system comprises regular memory arrays and redundant memory arrays. A regular y-driver corresponds to each memory array to read or write contents to a multilevel bit memory cell and compare the read cell content to reference voltage levels to determine the data stored in the corresponding memory cell. Likewise, similar functions are performed by the redundant y-driver circuit for the redundant memory array. During the verification of the contents of the memory cell, if the read voltage is outside a certain margin requirement for a level of the reference voltage, a signal is generated in real time so that data from the bad y-driver is not output and data from the redundant y-driver corresponding to the redundant memory array is read out. The memory array system may also include a fractional multilevel redundancy.Type: GrantFiled: July 28, 2003Date of Patent: January 31, 2006Assignee: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan, William John Saiki, George J. Korsh
-
Patent number: 6967524Abstract: A high voltage generator provides high voltage signals with different regulated voltage levels. A charge pump generates the high voltage, and includes a quadrature phase forward and backward Vt-canceling high-voltage self-biasing charge pump with a powerup-assist diode. A high voltage series regulator generates the high voltage supply levels, and includes slew rate enhancement and trimmable diode regulation. A nested loop regulator eliminates shunt regulation.Type: GrantFiled: November 16, 2004Date of Patent: November 22, 2005Assignee: Silicon Storage Technology, Inc.Inventors: William John Saiki, Hieu Van Tran, Sakhawat M. Khan
-
Patent number: 6867638Abstract: A high voltage generator provides high voltage signals with different regulated voltage levels. A charge pump generates the high voltage, and includes a quadrature phase forward and backward Vt-canceling high-voltage self-biasing charge pump with a powerup-assist diode. A high voltage series regulator generates the high voltage supply levels, and includes slew rate enhancement and trimmable diode regulation. A nested loop regulator eliminates shunt regulation.Type: GrantFiled: January 10, 2002Date of Patent: March 15, 2005Assignee: Silicon Storage Technology, Inc.Inventors: William John Saiki, Hieu Van Tran, Sakhawat M. Khan
-
Patent number: 6865099Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: GrantFiled: August 1, 2002Date of Patent: March 8, 2005Assignee: Silicon Storage Technology, Inc.Inventors: Hieu Van Tran, Sakhawat M. Khan
-
Publication number: 20040233716Abstract: Memory array architectures and operating methods suitable for super high density in the giga bits for multilevel nonvolatile memory integrated circuit system. The array architectures and operating methods include: (1) an Inhibit and Select Segmentation Scheme; (2) a Multilevel Memory Decoding Scheme that includes a Power Supply Decoded Decoding Scheme, a Feedthrough-to-Memory Decoding Scheme, a Feedthrough-to-Driver Decoding Scheme, and a Winner-Take-All Kelvin Memory Decoding Scheme; (3) a constant-total-current-program scheme; (4) includes fast-slow and 2-step ramp rate control programming; and a reference system method and apparatus, which includes a Positional Linear Reference System, a Positional Geometric Reference System, and a Geometric Compensation Reference System. The apparatus and method enable multilevel programming, reading, and margining.Type: ApplicationFiled: June 14, 2004Publication date: November 25, 2004Applicant: Agate Semiconductor, Inc.Inventors: Hieu van Tran, Sakhawat M. Khan, George J. Korsh
-
Publication number: 20040160797Abstract: A high speed voltage mode sensing is provided for a digital multibit non-volatile memory integrated system. An embodiment has a local source follower stage followed by a high speed common source stage. Another embodiment has a local source follower stage followed by a high speed source follower stage. Another embodiment has a common source stage followed by a source follower. An auto zeroing scheme is used. A capacitor sensing scheme is used. Multilevel parallel operation is described.Type: ApplicationFiled: January 22, 2004Publication date: August 19, 2004Inventors: Hieu Van Tran, Sakhawat M. Khan