Patents by Inventor Salomon Vulih
Salomon Vulih has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8305070Abstract: A controller and methodology for a power supply are disclosed. The controller includes output channels for providing a pulse width modulation (PWM) voltage signal for driving a load, for example, a microprocessor. Each channel provides a portion of the PWM signal. The controller receives user input information and uses that information to automatically determine window sizes. A window size defines the maximum output current level for a given window. The controller uses feedback signals to determine the current being drawn by the load, and selects the number of windows and channels that are needed to adequately provide that current. The controller selectively activates and deactivates the output channels accordingly. In response a change in the user input information the controller automatically adjusts the window sizes.Type: GrantFiled: August 20, 2010Date of Patent: November 6, 2012Assignee: Intersil Americas Inc.Inventors: Salomon Vulih, Timothy Maher, Douglas M Mattingly
-
Publication number: 20110121795Abstract: A controller and methodology for a power supply are disclosed. The controller includes output channels for providing a pulse width modulation (PWM) voltage signal for driving a load, for example, a microprocessor. Each channel provides a portion of the PWM signal. The controller receives user input information and uses that information to automatically determine window sizes. A window size defines the maximum output current level for a given window. The controller uses feedback signals to determine the current being drawn by the load, and selects the number of windows and channels that are needed to adequately provide that current. The controller selectively activates and deactivates the output channels accordingly. In response a change in the user input information the controller automatically adjusts the window sizes.Type: ApplicationFiled: August 20, 2010Publication date: May 26, 2011Applicant: INTERSIL AMERICAS INC.Inventors: Salomon Vulih, Timothy Maher, Douglas M. Mattingly
-
Patent number: 7088015Abstract: A power supply switching circuit arrangement is configured to provide a relatively smooth (low noise) power supply switch-over during the transition between active and quiescent modes. Complementary inputs of an operational amplifier are selective coupled to feedback paths to the amplifier and the power supply switching circuit arrangement, so as to bias a switching transistor during system active mode at a value that is just slightly below the turn-on voltage of the transistor. This means that turning on the switching transistor for the purpose of providing quiescent mode powering of the utility device requires only a small transition in control voltage from an active mode ‘almost turned-on’ level.Type: GrantFiled: January 17, 2003Date of Patent: August 8, 2006Assignee: Intersil Americas Inc.Inventors: Salomon Vulih, Raymond Louis Giordano
-
Publication number: 20040140719Abstract: A power supply switching circuit arrangement is configured to provide a relatively smooth (low noise) power supply switch-over during the transition between active and quiescent modes. Complementary inputs of an operational amplifier are selective coupled to feedback paths to the amplifier and the power supply switching circuit arrangement, so as to bias a switching transistor during system active mode at a value that is just slightly below the turn-on voltage of the transistor. This means that turning on the switching transistor for the purpose of providing quiescent mode powering of the utility device requires only a small transition in control voltage from an active mode ‘almost turned-on’ level.Type: ApplicationFiled: January 17, 2003Publication date: July 22, 2004Applicant: Intersil Americas Inc.Inventors: Salomon Vulih, Raymond Louis Giordano
-
Patent number: 6727745Abstract: The integrated circuit includes a power driving device, and a pilot device for sensing current through the power driving device. The pilot device includes a composite pilot having a plurality of series connected transistors and which is at least active while the power driving device is in a linear mode, and a secondary pilot which is active while the power driving device is in a saturation mode. Also, a control circuit activates the secondary pilot.Type: GrantFiled: August 13, 2001Date of Patent: April 27, 2004Assignee: Intersil Americas Inc.Inventors: William Shearon, Salomon Vulih, Donald Preslar
-
Patent number: 6603358Abstract: The integrated circuit includes a power FET for generating an output voltage, a pilot FET for sensing current through the power driving device and generating a reference voltage, and an amplifier circuit for comparing the reference voltage of the pilot device with the output voltage of the power driving device. The amplifier circuit includes a differential pair of matched bipolar junction transistors (BJTs) having a common base. A first BJT of the differential pair being diode-connected. The amplifier circuit controls the gates of the power FET and the pilot FET.Type: GrantFiled: August 13, 2001Date of Patent: August 5, 2003Assignee: Intersil Americas Inc.Inventors: William Shearon, Salomon Vulih, Donald Preslar
-
Patent number: 6552622Abstract: An oscillator includes a first sawtooth waveform generator for generating a first sawtooth waveform having a selectively started ramp portion and a second sawtooth waveform generator for generating a second sawtooth waveform having a selectively started ramp portion. A controller is also included for alternatingly controlling the first and second sawtooth waveform generators so that a transition to the ramp portion of one sawtooth waveform is based upon determining the ramp portion of the other sawtooth waveform reaching a trip point. The controller also sets the trip point substantially independent of a supply voltage so that the oscillator has reduced sensitivity to supply voltage changes.Type: GrantFiled: August 14, 2000Date of Patent: April 22, 2003Inventors: William Brandes Shearon, Salomon Vulih
-
Publication number: 20020024386Abstract: The integrated circuit includes a power FET for generating an output voltage, a pilot FET for sensing current through the power driving device and generating a reference voltage, and an amplifier circuit for comparing the reference voltage of the pilot device with the output voltage of the power driving device. The amplifier circuit includes a differential pair of matched bipolar junction transistors (BJTs) having a common base. A first BJT of the differential pair being diode-connected. The amplifier circuit controls the gates of the power FET and the pilot FET.Type: ApplicationFiled: August 13, 2001Publication date: February 28, 2002Applicant: Intersil Americas Inc.Inventors: William Shearon, Salomon Vulih, Donald Preslar
-
Publication number: 20020024786Abstract: The integrated circuit includes a power driving device, and a pilot device for sensing current through the power driving device. The pilot device includes a composite pilot having a plurality of series connected transistors and which is at least active while the power driving device is in a linear mode, and a secondary pilot which is active while the power driving device is in a saturation mode. Also, a control circuit activates the secondary pilot.Type: ApplicationFiled: August 13, 2001Publication date: February 28, 2002Applicant: Intersil Americas, Inc.Inventors: William Shearon, Salomon Vulih, Donald Preslar
-
Patent number: 6249446Abstract: A charge pump circuit includes a plurality of pumping capacitors, a plurality of switches connected to the pumping capacitors, and a controller for generating first and second sets of switch control signals for controlling the switches so that the pumping capacitors generate either an increased or a negative output voltage. The controller includes a clock having first outputs for the first set of switch control signals, a transient clamp network having second outputs for the second set of switch control signals, and a respective level shifting capacitor connected between each first output and a corresponding second output and cooperating with the transient clamp network so that the second set of signals is level shifted from the first set.Type: GrantFiled: August 23, 2000Date of Patent: June 19, 2001Assignee: Intersil Americas Inc.Inventors: William Brandes Shearon, Salomon Vulih, Robert Haynes Isham
-
Patent number: 6069502Abstract: An integrated sample-and-hold S/H circuit includes a subthreshold conduction current compensation circuit for reducing undesired effects of subthreshold conduction current in a first field-effect transistor (FET) during the holding time. More particularly, the S/H circuit may include a substrate, a sampling capacitor formed on the substrate, and the first FET. The first FET has a first conduction terminal for receiving the input signal, a second conduction terminal connected to the sampling capacitor, and a control terminal. The control terminal is responsive to control signals for connecting the input signal to the sampling capacitor during a sampling time and for disconnecting the input signal from the sampling capacitor during a holding time. The first FET preferably further includes a body which unfortunately creates a parasitic diode connected to the sampling capacitor.Type: GrantFiled: April 6, 1998Date of Patent: May 30, 2000Assignee: Intersil CorporationInventors: Donald R. Preslar, Salomon Vulih
-
Patent number: 6060913Abstract: In systems embodying the invention, circuitry responsive to first and second, complementary, input signals controls the application of the input signals to a positive signal integrator and to a negative signal integrator. When the amplitude of the input signals is greater than a predetermined value, the one of the two input signals which is positive relative to the other is applied to the positive signal integrator and the other one of the two input signals is applied to the negative signal integrator. When the amplitude of the input signals is smaller than a predetermined level, the circuitry causes the periodic application of the first input signal to the positive signal integrator and the second input signal to the negative signal integrator during one time interval, and the periodic application of the first input signal to the negative signal integrator and the second input signal to the positive signal integrator during a second, subsequent, time interval of similar duration as the one time interval.Type: GrantFiled: August 26, 1997Date of Patent: May 9, 2000Assignee: Harris CorporationInventors: Salomon Vulih, Stephen J. Glica, Harold Allen Wittlinger
-
Patent number: 6016067Abstract: An integrated circuit sample-and-hold (S/H) circuit includes an amplifier offset compensation circuit for compensating for the D.C. offset of a buffer amplifier. The amplifier offset compensation circuit may include an offset determining circuit for determining an offset voltage generated by the buffer amplifier, and an offset correction circuit for generating an offset correction signal and coupling the offset correction signal to the buffer amplifier. The S/H circuit may include a substrate, a sampling capacitor formed on the substrate, and a first field-effect transistor (FET) formed on the substrate. The first FET may have a first conduction terminal for receiving the input signal, a second conduction terminal connected to the sampling capacitor, and a control terminal responsive to control signals for connecting the input signal to the first sampling capacitor during a sampling time and for disconnecting the input signal from the first sampling capacitor during a holding time.Type: GrantFiled: April 6, 1998Date of Patent: January 18, 2000Assignee: Intersil CorporationInventors: Salomon Vulih, Donald R. Preslar, Thomas A. Jochum
-
Patent number: 6002277Abstract: An integrated S/H circuit includes a first field-effect transistor (FET) formed on a substrate with a sampling capacitor, and a buffer amplifier having an input connected to the sampling capacitor and an output connectable to the body of the first FET. The buffer amplifier thereby reduces undesired effects from a parasitic diode formed by the body and sampling capacitor. More particularly, the first FET preferably has a first conduction terminal for receiving the input signal, a second conduction terminal connected to the sampling capacitor, and a control terminal responsive to control signals for connecting the input signal to the sampling capacitor during a sampling time, and for disconnecting the input signal from the sampling capacitor during a holding time. The circuit may include one or more switches for connecting the body of the first FET to the output of the buffer amplifier during the holding time to thereby apply a holding voltage from the sampling capacitor to the body of the first FET.Type: GrantFiled: April 6, 1998Date of Patent: December 14, 1999Assignee: Intersil CorporationInventors: Salomon Vulih, Donald R. Preslar, Thomas A. Jochum
-
Patent number: 5942677Abstract: Signals generated by a knock sensor are coupled to an electronic network for amplifying and processing the output signals of the knock sensor. The electronic network includes a device for charging a storage capacitor to a potential which is a function of the amplitude of the knock sensor output signal. The storage capacitor is coupled to the input of an amplifier via a normally closed first switch. A detector for sensing any disconnection of the knock sensor from the electronic system produces a control signal indicative of a disconnect condition. The control signal is used to open the normally closed first switch and to cause the input of the amplifier to be clamped to a reference potential which lies outside the signal range normally produced across the storage capacitor whereby the output of the output of the amplifier is placed at a predetermined level indicative of a disconnect condition.Type: GrantFiled: September 16, 1997Date of Patent: August 24, 1999Assignee: Harris CorporationInventors: Salomon Vulih, Stephen J. Glica, Harold Allen Wittlinger
-
Patent number: 5892375Abstract: A comparator circuit has first and second inputs and an output and includes means for operating the comparator in alternate autozero and comparator phases. During an autozero phase, the inputs of the comparator are clamped to a reference potential and during a compare phase, input signals are applied to the input of the comparator. Control signals are applied to the inputs of the comparator during a portion of the compare phase. The control signals determine the state of the comparator output when the input signals applied to the inputs of the comparator are below a predetermined level.Type: GrantFiled: August 26, 1997Date of Patent: April 6, 1999Assignee: Harris CorporationInventors: Salomon Vulih, Stephen J. Glica, Harold Allen Wittlinger
-
Patent number: 5856742Abstract: A circuit for generating a bandgap voltage that is insensitive to temperature. The circuit includes an amplifier with a feedback loop having a high impedance output current mirror controlled by transistors connected to an output from the amplifier. The current mirror provides proportional currents to a pair of resistors that are connected to inputs to the amplifier, a first input receiving a temperature sensitive voltage from a first of the resistors, and a second input receiving a voltage that is a combination of a temperature sensitive voltage across a second of the resistors and a temperature sensitive offsetting voltage. The second resistor may be tapped to provide a selectable bandgap voltage. A reference voltage for operating the generator may be obtained from a voltage division of supply voltage by two resistors of the same type.Type: GrantFiled: June 12, 1997Date of Patent: January 5, 1999Assignee: Harris CorporationInventors: Salomon Vulih, Stanley Frank Wietecha, John A. Olmstead, Thomas D. Housten
-
Patent number: 5719326Abstract: Two filter sections having different frequency responses are interconnected via selectively enabled switches, formed on the same integrated circuit (IC) as the filter sections, between a signal input terminal and a signal output terminal. The selectively enabled switches can be used to: (a) selectively connect the two filter sections in cascade between the signal input and output terminals to produce a bandpass filter; or (b) selectively connect the two filter sections in parallel to produce a notch filter, or (c) couple only one of the two filter sections between the signal input and output terminals; or (d) provide a short circuit between the signal input and output terminals. In a preferred embodiment the filter sections are switched capacitor filters. The filter system of the invention is highly suited for use in an engine knock signal processor integrated circuit.Type: GrantFiled: October 25, 1996Date of Patent: February 17, 1998Assignee: Harris CorporationInventors: Salomon Vulih, Harold A. Wittlinger
-
Patent number: 5717736Abstract: A telephone system coder/decoder (CODEC) having improved access for testing CODEC components and a method of testing a CODEC in which a test signal is not contaminated by passage through CODEC filters. Input test pads are positioned between the receive channel filters and the connection of the receive channel to the hybrid balance network, and an output test pad is positioned between the transmit channel filters and the connection of the transmit channel to the hybrid balance network. Test signals selectively applied to the test pads or to CODEC terminals indicate operation of receive programmable gain section, hybrid balance network frequency response, hybrid balance network echo cancellation, and the transmit buffer, buffer splitter and transmit programmable gain section in the transmit channel. The test signals do not go through the transmit and receive filters.Type: GrantFiled: November 3, 1995Date of Patent: February 10, 1998Assignee: Harris CorporationInventors: Salomon Vulih, Thomas David Housten
-
Patent number: 5680072Abstract: A differential, interpolating, switched capacitor filter and method of operation in which non-interpolating stages of the filter are clocked at a first frequency and a subsequent interpolating stage of the filter is operated at double the first frequency to achieve improved smoothing of the output wave form. The switched capacitors in the interpolating stage which feed forward a differential input from a prior stage to an input to the interpolating stage, and which feed a differential output from the interpolating stage back to an input thereto are paired and switches are provided for the added capacitors so that all of these capacitors are switched. Capacitors which are directly coupled to feed forward a differential input from a prior stage to the interpolating stage are also paired, but only the added capacitor is switched.Type: GrantFiled: January 24, 1996Date of Patent: October 21, 1997Assignee: Harris CorporationInventors: Salomon Vulih, George Roalnd Briggs