Patents by Inventor Salvatore Giombanco
Salvatore Giombanco has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11955897Abstract: Resonant DC-DC converter control circuitry includes a feedback input, a differential integrator, a resonant voltage input, a first comparator, and a second comparator. The differential integrator includes a first input, a second input, a first output, and a second output. The first input is coupled to the feedback input. The second input is coupled to a ground terminal. The first comparator includes a first input coupled to the resonant voltage input, and a second input coupled to the first output of the differential integrator. The second comparator includes a first input coupled to the resonant voltage input, and a second input coupled to the second output of the differential integrator.Type: GrantFiled: December 28, 2021Date of Patent: April 9, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Rosario Stracquadaini, Salvatore Giombanco
-
Patent number: 11671006Abstract: In an example, a system comprises a boost power factor correction (PFC) converter that includes a thermistor, an inductor, and a transistor and a PFC controller coupled to a common node. The PFC controller includes a comparator coupled to a threshold voltage source and to a terminal of the transistor. A first flip-flop is coupled to the comparator and to a control terminal of the transistor. A zero current detector is coupled to the inductor. A timer is coupled to the comparator and to the zero current detector. A second flip-flop is coupled to the timer and to the control terminal of the transistor. An AND gate is coupled to the first and second flip-flops. The circuit includes third and fourth flip flops.Type: GrantFiled: April 16, 2021Date of Patent: June 6, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Joseph Michael Leisten, Salvatore Giombanco, Filippo Marino, Rosario Davide Stracquadaini
-
Patent number: 11671022Abstract: Embodiments include systems, methods, and apparatuses for controlling off-time during a burst mode in an LLC converter. In one embodiment, a circuit comprises an LLC converter having a primary side and a burst mode controller, the burst mode controller configured to monitor, on the primary side of the LLC converter, electrical current, and in response to a determination that the electrical current is below a first threshold, increase an off-time for switches in the LLC converter and in response to a determination that the electrical current is above a second threshold that is higher than the first threshold, decrease the off-time for the switches in the LLC converter.Type: GrantFiled: May 5, 2021Date of Patent: June 6, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Salvatore Giombanco, Saurav Bandyopadhyay, Rosario Stracquadaini
-
Patent number: 11641162Abstract: Circuits and methods for converting a current to an output voltage are disclosed herein. An embodiment of the circuit includes a first switch connected between a source of current and a first node and a second switch connected between the first node and a common voltage. The circuit also includes a first controller for controlling the state of the first switch and a second controller for controlling the state of the second switch. A capacitor is coupled to the first node; the voltage on the capacitor is the output voltage. When the second switch is open, the capacitor charges, and when the second switch is closed, the capacitor does not charge. The current flows through the primary inductance of a transformer.Type: GrantFiled: April 9, 2013Date of Patent: May 2, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Salvatore Giombanco
-
Patent number: 11621630Abstract: A switching converter controller includes: a control loop adapted to be coupled to an output terminal of a power stage; and a hybrid hysteretic control (HHC) circuit coupled to the control loop. The HHC circuit includes a resonant capacitor voltage (Vcr) node adapted to be coupled to a resonant capacitor (Cr) of the power stage, where the Vcr node sums a sense voltage for Cr with a frequency compensation ramp. The HHC circuit also includes a soft-start controller coupled to the Vcr node. The soft-start controller includes a clamp circuit coupled to the Vcr node.Type: GrantFiled: July 29, 2021Date of Patent: April 4, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Salvatore Giombanco, Brent Alan McDonald
-
Publication number: 20220247320Abstract: Resonant DC-DC converter control circuitry includes a feedback input, a differential integrator, a resonant voltage input, a first comparator, and a second comparator. The differential integrator includes a first input, a second input, a first output, and a second output. The first input is coupled to the feedback input. The second input is coupled to a ground terminal. The first comparator includes a first input coupled to the resonant voltage input, and a second input coupled to the first output of the differential integrator. The second comparator includes a first input coupled to the resonant voltage input, and a second input coupled to the second output of the differential integrator.Type: ApplicationFiled: December 28, 2021Publication date: August 4, 2022Inventors: Rosario STRACQUADAINI, Salvatore GIOMBANCO
-
Publication number: 20220045603Abstract: A switching converter controller includes: a control loop adapted to be coupled to an output terminal of a power stage; and a hybrid hysteretic control (HHC) circuit coupled to the control loop. The HHC circuit includes a resonant capacitor voltage (Vcr) node adapted to be coupled to a resonant capacitor (Cr) of the power stage, where the Vcr node sums a sense voltage for Cr with a frequency compensation ramp. The HHC circuit also includes a soft-start controller coupled to the Vcr node. The soft-start controller includes a clamp circuit coupled to the Vcr node.Type: ApplicationFiled: July 29, 2021Publication date: February 10, 2022Inventors: Salvatore GIOMBANCO, Brent Alan MCDONALD
-
Publication number: 20210257917Abstract: Embodiments include systems, methods, and apparatuses for controlling off-time during a burst mode in an LLC converter. In one embodiment, a circuit comprises an LLC converter having a primary side and a burst mode controller, the burst mode controller configured to monitor, on the primary side of the LLC converter, electrical current, and in response to a determination that the electrical current is below a first threshold, increase an off-time for switches in the LLC converter and in response to a determination that the electrical current is above a second threshold that is higher than the first threshold, decrease the off-time for the switches in the LLC converter.Type: ApplicationFiled: May 5, 2021Publication date: August 19, 2021Inventors: Salvatore Giombanco, Saurav Bandyopadhyay, Rosario Stracquadaini
-
Publication number: 20210234458Abstract: In an example, a system comprises a boost power factor correction (PFC) converter including a thermistor, an inductor, and a transistor coupled to a common node. The system also comprises a PFC controller coupled to the common node. The PFC controller includes a comparator coupled to a threshold voltage source and to a non-control terminal of the transistor; a first flip-flop coupled to the comparator and to a control terminal of the transistor; a zero current detector coupled to the inductor; a timer coupled to the comparator and to the zero current detector; a second flip-flop coupled to the timer and to the control terminal of the transistor; an AND gate coupled to the first and second flip-flops; a third flip-flop coupled to the second flip-flop and to the control terminal of the transistor; and a fourth flip-flop coupled to the AND gate and to the control terminal of the transistor.Type: ApplicationFiled: April 16, 2021Publication date: July 29, 2021Inventors: Joseph Michael LEISTEN, Salvatore GIOMBANCO, Filippo MARINO, Rosario Davide STRACQUADAINI
-
Patent number: 11031873Abstract: Embodiments include systems, methods, and apparatuses for controlling off-time during a burst mode in an LLC converter. In one embodiment, a circuit comprises an LLC converter having a primary side and a burst mode controller, the burst mode controller configured to monitor, on the primary side of the LLC converter, electrical current, and in response to a determination that the electrical current is below a first threshold, increase an off-time for switches in the LLC converter and in response to a determination that the electrical current is above a second threshold that is higher than the first threshold, decrease the off-time for the switches in the LLC converter.Type: GrantFiled: December 30, 2016Date of Patent: June 8, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Salvatore Giombanco, Saurav Bandyopadhyay, Rosario Davide Stracquadaini
-
Patent number: 11011975Abstract: In an example, a system comprises a boost power factor correction (PFC) converter including a thermistor, an inductor, and a transistor coupled to a common node. The system also comprises a PFC controller coupled to the common node. The PFC controller includes a comparator coupled to a threshold voltage source and to a non-control terminal of the transistor; a first flip-flop coupled to the comparator and to a control terminal of the transistor; a zero current detector coupled to the inductor; a timer coupled to the comparator and to the zero current detector; a second flip-flop coupled to the timer and to the control terminal of the transistor; an AND gate coupled to the first and second flip-flops; a third flip-flop coupled to the second flip-flop and to the control terminal of the transistor; and a fourth flip-flop coupled to the AND gate and to the control terminal of the transistor.Type: GrantFiled: December 14, 2018Date of Patent: May 18, 2021Assignee: Texas Instruments IncorporatedInventors: Joseph Michael Leisten, Salvatore Giombanco, Filippo Marino, Rosario Davide Stracquadaini
-
Publication number: 20210064070Abstract: In an example, a circuit includes a first power switch device coupled between a voltage input and an output terminal, the first power switch device having a control input. A voltage divider circuit includes a first resistor and a second resistor. The first resistor is coupled between the voltage input and a sense node between the first resistor and the second resistor. The second resistor has a first terminal coupled to the sense node and a second terminal. A second switch device is coupled between the second terminal of the second resistor and an electrical ground terminal. A voltage clamp is coupled between the sense node and the electrical ground terminal.Type: ApplicationFiled: August 27, 2019Publication date: March 4, 2021Inventors: MICHAEL RYAN HANSCHKE, FILIPPO MARINO, SUNGLYONG KIM, TOBIN DANIEL HAGAN, RICHARD LEE VALLEY, BHARATH BALAJI KANNAN, SALVATORE GIOMBANCO, SEETHARAMAN SRIDHAR
-
Patent number: 10936000Abstract: In an example, a circuit includes a first power switch device coupled between a voltage input and an output terminal, the first power switch device having a control input. A voltage divider circuit includes a first resistor and a second resistor. The first resistor is coupled between the voltage input and a sense node between the first resistor and the second resistor. The second resistor has a first terminal coupled to the sense node and a second terminal. A second switch device is coupled between the second terminal of the second resistor and an electrical ground terminal. A voltage clamp is coupled between the sense node and the electrical ground terminal.Type: GrantFiled: August 27, 2019Date of Patent: March 2, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Michael Ryan Hanschke, Filippo Marino, Sunglyong Kim, Tobin Daniel Hagan, Richard Lee Valley, Bharath Balaji Kannan, Salvatore Giombanco, Seetharaman Sridhar
-
Patent number: 10784785Abstract: A switch-mode power supply includes a power transistor, a transformer, and detection circuitry. The transformer includes a primary winding that is coupled to a drain terminal of the power transistor. The detection circuitry is coupled to a source terminal of the power transistor. The detection circuitry is operable to monitor signal present on the drain terminal via parasitic drain-source capacitance of the power transistor while the power transistor is switched off, and to detect demagnetization of a secondary winding of the transformer via the monitored signal.Type: GrantFiled: December 21, 2017Date of Patent: September 22, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Salvatore Giombanco, Filippo Marino
-
Patent number: 10756620Abstract: A power factor correction circuit includes a power transistor, an inductor, and detection circuitry. The inductor is coupled to a drain terminal of the power transistor. The detection circuitry is coupled to the drain terminal of the power transistor. The detection circuitry is configured to determine an input voltage applied to the inductor based on resonant ringing of voltage at the drain terminal, and to detect a valley in the voltage at the drain terminal based on the input voltage applied to the inductor.Type: GrantFiled: July 30, 2019Date of Patent: August 25, 2020Assignee: Texas Instruments IncorporatedInventors: Ananthakrishnan Viswanathan, Salvatore Giombanco, Joseph Michael Leisten, Philomena Cleopha Brady
-
Patent number: 10673322Abstract: A power factor correction controller zero current detection circuit includes a differentiator circuit, a comparator, a first qualification timer circuit, an idle ringing detector circuit, a second qualification timer circuit, and a flip-flop. The comparator is coupled to the differentiator circuit. The first qualification timer circuit includes an input coupled to an output of the comparator. The idle ringing detector circuit includes a first input coupled to the output of the comparator, and a second input coupled to an output of the first qualification timer circuit. The second qualification timer circuit includes a first input coupled to the output of the first qualification timer circuit, and a second input coupled an output of the idle ringing detector circuit. The flip-flop includes a first input coupled to the output of the comparator, and a second input coupled to an output of the second qualification timer circuit.Type: GrantFiled: August 19, 2019Date of Patent: June 2, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Salvatore Giombanco, Ananthakrishnan Viswanathan, William James Long
-
Patent number: 10601422Abstract: An integrated circuit chip includes a bimodal power N-P-Laterally Diffused Metal Oxide Semiconductor (LDMOS) device having an N-gate coupled to receive an input signal and a level shifter coupled to receive the input signal and to provide a control signal to a P-gate driver of the N-P-LDMOS device. A method of operating an N-P-LDMOS power device is also disclosed.Type: GrantFiled: November 10, 2017Date of Patent: March 24, 2020Assignee: Texas Instruments IncorporatedInventors: Yongxi Zhang, Sameer P. Pendharkar, Philip L. Hower, Salvatore Giombanco, Filippo Marino, Seetharaman Sridhar
-
Publication number: 20190356219Abstract: A power factor correction circuit includes a power transistor, an inductor, and detection circuitry. The inductor is coupled to a drain terminal of the power transistor. The detection circuitry is coupled to the drain terminal of the power transistor. The detection circuitry is configured to determine an input voltage applied to the inductor based on resonant ringing of voltage at the drain terminal, and to detect a valley in the voltage at the drain terminal based on the input voltage applied to the inductor.Type: ApplicationFiled: July 30, 2019Publication date: November 21, 2019Inventors: Ananthakrishnan Viswanathan, Salvatore Giombanco, Joseph Michael Leisten, Philomena Cleopha Brady
-
Patent number: 10411592Abstract: A power factor correction circuit includes a power transistor, an inductor, and detection circuitry. The inductor is coupled to a drain terminal of the power transistor. The detection circuitry is coupled to the drain terminal of the power transistor. The detection circuitry is configured to determine an input voltage applied to the inductor based on resonant ringing of voltage at the drain terminal, and to detect a valley in the voltage at the drain terminal based on the input voltage applied to the inductor.Type: GrantFiled: December 26, 2017Date of Patent: September 10, 2019Assignee: Texas Instruments IncorporatedInventors: Ananthakrishnan Viswanathan, Salvatore Giombanco, Joseph Michael Leisten, Philomena Cleopha Brady
-
Publication number: 20190260289Abstract: In an example, a system comprises a boost power factor correction (PFC) converter including a thermistor, an inductor, and a transistor coupled to a common node. The system also comprises a PFC controller coupled to the common node. The PFC controller includes a comparator coupled to a threshold voltage source and to a non-control terminal of the transistor; a first flip-flop coupled to the comparator and to a control terminal of the transistor; a zero current detector coupled to the inductor; a timer coupled to the comparator and to the zero current detector; a second flip-flop coupled to the timer and to the control terminal of the transistor; an AND gate coupled to the first and second flip-flops; a third flip-flop coupled to the second flip-flop and to the control terminal of the transistor; and a fourth flip-flop coupled to the AND gate and to the control terminal of the transistor.Type: ApplicationFiled: December 14, 2018Publication date: August 22, 2019Inventors: Joseph Michael LEISTEN, Salvatore GIOMBANCO, Filippo MARINO, Rosario Davide STRACQUADAINI