Patents by Inventor Sampath Komarapalayam Velayudham Karikalan
Sampath Komarapalayam Velayudham Karikalan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9338880Abstract: Magnetic field distribution and mutual capacitance control for transmission lines are provided. A first circuit board is fabricated by attaching a reference plane layer to a dielectric material layer, and attaching a first trace to the second surface of the dielectric material. A surface profile of the reference plane layer is modified to decrease a resistance of a return current signal path through the reference plane layer, to reduce a magnetic field coupling between the first trace and a second trace. A second circuit board is fabricated by attaching a reference plane layer to a dielectric material layer, attaching a trace to the dielectric material, and forming a solder mask layer on the dielectric material layer over the trace. An effective dielectric constant of the solder mask layer is modified to reduce or increase a mutual capacitance between the first trace and a second trace on the dielectric material.Type: GrantFiled: May 31, 2012Date of Patent: May 10, 2016Assignee: Broadcom CorporationInventors: Sampath Komarapalayam Velayudham Karikalan, Rezaur Rahman Khan
-
Patent number: 9288893Abstract: A twisted differential conductor pair is formed on a circuit board that includes first-third conductors. The second conductor includes first-third portions. The second portion of the second conductor extends between an end of the first conductor and an end of the third conductor, and couples an end of the first portion of the second conductor to an end of the third portion of the second conductor. A solder mask layer is formed over the first, second, and third conductors on the circuit board. An end of the first conductor and the end of the third conductor are exposed through the solder mask layer. The exposed end of the first conductor is coupled to the exposed end of the third conductor over the solder mask layer with a bridge. This configuration may be repeated to create multiple twists along the twisted differential conductor pair.Type: GrantFiled: August 7, 2009Date of Patent: March 15, 2016Assignee: Broadcom CorporationInventor: Sampath Komarapalayam Velayudham Karikalan
-
Patent number: 9236442Abstract: Methods and apparatuses are described for integration of integrated circuit die and silicon-based trench capacitors using silicon-level connections to reduce connection lengths, parasitics and necessary capacitance magnitudes and volumes. A trench capacitor can be fabricated on silicon and mounted on or embedded in a chip or one or more sides of a through silicon interposer (TSI) for silicon-level connections to chip circuitry. Aspect ratio dependent, as opposed to trench diameter or trench depth dependent, trench capacitors formed by a dense array of high aspect ratio trenches with thin, high permittivity dielectric increase capacitance per unit area and volume, resulting in thin, high capacitance trench capacitors having thickness equal to or less than chip thickness.Type: GrantFiled: December 21, 2012Date of Patent: January 12, 2016Assignee: Broadcom CorporationInventors: Milind S. Bhagavat, Sampath Komarapalayam Velayudham Karikalan, Rezaur Rahman Khan
-
Patent number: 9210795Abstract: Methods, systems, and apparatuses for circuit boards are provided herein. An electrically insulating material is formed over one or more traces on a circuit board. One or more further electrically conductive features are present on the circuit board. A layer of an electrically conductive material is formed over the one or more traces that is electrically isolated from the one or more traces by the electrically insulating material, and is in electrical contact with the one or more further electrically conductive features. The electrically conductive material confines magnetic and electric fields produced when the one or more traces conduct an alternating current. By confining the magnetic and electric field distributions in this manner, problems of interference and/or crosstalk with adjacent signal traces are reduced or eliminated.Type: GrantFiled: November 29, 2012Date of Patent: December 8, 2015Assignee: Broadcom CorporationInventor: Sampath Komarapalayam Velayudham Karikalan
-
Publication number: 20140145300Abstract: Methods and apparatuses are described for integration of integrated circuit die and silicon-based trench capacitors using silicon-level connections to reduce connection lengths, parasitics and necessary capacitance magnitudes and volumes. A trench capacitor can be fabricated on silicon and mounted on or embedded in a chip or one or more sides of a through silicon interposer (TSI) for silicon-level connections to chip circuitry. Aspect ratio dependent, as opposed to trench diameter or trench depth dependent, trench capacitors formed by a dense array of high aspect ratio trenches with thin, high permittivity dielectric increase capacitance per unit area and volume, resulting in thin, high capacitance trench capacitors having thickness equal to or less than chip thickness.Type: ApplicationFiled: December 21, 2012Publication date: May 29, 2014Applicant: BROADCOM CORPORATIONInventors: Milind S. Bhagavat, Sampath Komarapalayam Velayudham Karikalan, Rezaur Rahman Khan
-
Patent number: 8344819Abstract: Methods, systems, and apparatuses for circuit boards are provided herein. An electrically insulating material is formed over one or more traces on a circuit board. One or more further electrically conductive features are present on the circuit board. A layer of an electrically conductive material is formed over the one or more traces that is electrically isolated from the one or more traces by the electrically insulating material, and is in electrical contact with the one or more further electrically conductive features. The electrically conductive material confines magnetic and electric fields produced when the one or more traces conduct an alternating current. By confining the magnetic and electric field distributions in this manner, problems of interference and/or crosstalk with adjacent signal traces are reduced or eliminated.Type: GrantFiled: October 28, 2008Date of Patent: January 1, 2013Assignee: Broadcom CorporationInventor: Sampath Komarapalayam Velayudham Karikalan
-
Publication number: 20120234582Abstract: Magnetic field distribution and mutual capacitance control for transmission lines are provided. A first circuit board is fabricated by attaching a reference plane layer to a dielectric material layer, and attaching a first trace to the second surface of the dielectric material. A surface profile of the reference plane layer is modified to decrease a resistance of a return current signal path through the reference plane layer, to reduce a magnetic field coupling between the first trace and a second trace. A second circuit board is fabricated by attaching a reference plane layer to a dielectric material layer, attaching a trace to the dielectric material, and forming a solder mask layer on the dielectric material layer over the trace. An effective dielectric constant of the solder mask layer is modified to reduce or increase a mutual capacitance between the first trace and a second trace on the dielectric material.Type: ApplicationFiled: May 31, 2012Publication date: September 20, 2012Applicant: BROADCOM CORPORATIONInventors: Sampath Komarapalayam Velayudham Karikalan, Rezaur Rahman Khan
-
Patent number: 8212149Abstract: Magnetic field distribution and mutual capacitance control for transmission lines are provided. A first circuit board is fabricated by attaching a reference plane layer to a dielectric material layer, and attaching a first trace to the second surface of the dielectric material. A surface profile of the reference plane layer is modified to decrease a resistance of a return current signal path through the reference plane layer, to reduce a magnetic field coupling between the first trace and a second trace. A second circuit board is fabricated by attaching a reference plane layer to a dielectric material layer, attaching a trace to the dielectric material, and forming a solder mask layer on the dielectric material layer over the trace. An effective dielectric constant of the solder mask layer is modified to reduce or increase a mutual capacitance between the first trace and a second trace on the dielectric material.Type: GrantFiled: March 4, 2008Date of Patent: July 3, 2012Assignee: Broadcom CorporationInventors: Sampath Komarapalayam Velayudham Karikalan, Rezaur Rahman Khan
-
Publication number: 20100200276Abstract: A twisted differential conductor pair is formed on a circuit board that includes first-third conductors. The second conductor includes first-third portions. The second portion of the second conductor extends between an end of the first conductor and an end of the third conductor, and couples an end of the first portion of the second conductor to an end of the third portion of the second conductor. A solder mask layer is formed over the first, second, and third conductors on the circuit board. An end of the first conductor and the end of the third conductor are exposed through the solder mask layer. The exposed end of the first conductor is coupled to the exposed end of the third conductor over the solder mask layer with a bridge. This configuration may be repeated to create multiple twists along the twisted differential conductor pair.Type: ApplicationFiled: August 7, 2009Publication date: August 12, 2010Applicant: BROADCOM CORPORATIONInventor: Sampath Komarapalayam Velayudham Karikalan
-
Publication number: 20100102903Abstract: Methods, systems, and apparatuses for circuit boards are provided herein. An electrically insulating material is formed over one or more traces on a circuit board. One or more further electrically conductive features are present on the circuit board. A layer of an electrically conductive material is formed over the one or more traces that is electrically isolated from the one or more traces by the electrically insulating material, and is in electrical contact with the one or more further electrically conductive features. The electrically conductive material confines magnetic and electric fields produced when the one or more traces conduct an alternating current. By confining the magnetic and electric field distributions in this manner, problems of interference and/or crosstalk with adjacent signal traces are reduced or eliminated.Type: ApplicationFiled: October 28, 2008Publication date: April 29, 2010Applicant: Broadcom CorporationInventor: Sampath Komarapalayam Velayudham Karikalan
-
Publication number: 20090223707Abstract: Magnetic field distribution and mutual capacitance control for transmission lines are provided. A first circuit board is fabricated by attaching a reference plane layer to a dielectric material layer, and attaching a first trace to the second surface of the dielectric material. A surface profile of the reference plane layer is modified to decrease a resistance of a return current signal path through the reference plane layer, to reduce a magnetic field coupling between the first trace and a second trace. A second circuit board is fabricated by attaching a reference plane layer to a dielectric material layer, attaching a trace to the dielectric material, and forming a solder mask layer on the dielectric material layer over the trace. An effective dielectric constant of the solder mask layer is modified to reduce or increase a mutual capacitance between the first trace and a second trace on the dielectric material.Type: ApplicationFiled: March 4, 2008Publication date: September 10, 2009Applicant: BROADCOM CORPORATIONInventors: Sampath Komarapalayam Velayudham Karikalan, Rezaur Rahman Khan