Patents by Inventor Sandeep Koranne
Sandeep Koranne has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10592628Abstract: Aspects of the disclosed technology relate to techniques of parasitic extraction using compact representation of process calibration data. Geometric information of a layout feature in the layout design comprising geometric parameters is extracted. Parasitic values associated with the layout feature are then computed based on the geometric information and one or more executable files selected in a plurality of executable files which are a compact representation of process calibration data.Type: GrantFiled: January 17, 2018Date of Patent: March 17, 2020Assignee: Mentor Graphics CorporationInventors: Sandeep Koranne, Sridhar Srinivasan
-
Patent number: 10444734Abstract: Methods and apparatus are disclosed for symbolic methods using algebraic geometry (e.g., based on a Gröbner basis of tangent space polynomials of parametric curves). For example, the design, optimization and verification of silicon photonic wave guides using parametric polynomials and/or Gröbner basis functions can be used to perform envelope generation, rectification, manufacturability checking, singularity detection, reticle and etch processing model generation, tapering loss minimization, and bend loss minimization. In one example, a method of analyzing a layout to be manufactured using a photolithographic process includes producing an envelope of a curve representing a layout object based at least in part on a Gröbner basis and performing one or more analysis operations for the envelope to perform verification and manufacturability checks.Type: GrantFiled: January 20, 2016Date of Patent: October 15, 2019Assignee: Mentor Graphics CorporationInventor: Sandeep Koranne
-
Patent number: 10372870Abstract: Aspects of the disclosed technology relate to techniques of parasitic extraction. A signature for a set of geometric elements of a layout design is computed based on contour-related information. The set of geometric elements corresponds to a net of connected equipotential interconnects of a circuit design. Based on comparing the signature with signatures for sets of geometric elements that have computed parasitic element values, parasitic element values for the set of geometric elements are determined.Type: GrantFiled: July 1, 2016Date of Patent: August 6, 2019Assignee: Mentor Graphics CorporationInventor: Sandeep Koranne
-
Publication number: 20190220552Abstract: Aspects of the disclosed technology relate to techniques of parasitic extraction using compact representation of process calibration data. Geometric information of a layout feature in the layout design comprising geometric parameters is extracted. Parasitic values associated with the layout feature are then computed based on the geometric information and one or more executable files selected in a plurality of executable files which are a compact representation of process calibration data.Type: ApplicationFiled: January 17, 2018Publication date: July 18, 2019Inventors: Sandeep Koranne, Sridhar Srinivasan
-
Publication number: 20180004887Abstract: Aspects of the disclosed technology relate to techniques of parasitic extraction. A signature for a set of geometric elements of a layout design is computed based on contour-related information. The set of geometric elements corresponds to a net of connected equipotential interconnects of a circuit design. Based on comparing the signature with signatures for sets of geometric elements that have computed parasitic element values, parasitic element values for the set of geometric elements are determined.Type: ApplicationFiled: July 1, 2016Publication date: January 4, 2018Inventor: Sandeep Koranne
-
Patent number: 9805156Abstract: This application discloses a computing system to pre-process a physical or geometric layout of a circuit design to determine various attributes of the nets, such as a location and a total capacitance for each net in the geometric layout. The computing system can order extraction of the nets from the geometric layout of the circuit design with a space filling curve based, at least in part, on the locations of the nets in the geometric layout of the circuit design and any coupling capacitance between the nets in the geometric layout of the circuit design. The computing system can selectively decouple nets with a coupling capacitance based, at least in part, on the total capacitance for the nets associated with the coupling capacitance. The computing system can generate an electrical representation for each of the extracted nets and write them to a netlist for the circuit design.Type: GrantFiled: December 27, 2013Date of Patent: October 31, 2017Assignee: Mentor Graphics CorporationInventors: David J. Gurney, Sandeep Koranne, Mingchao Wang
-
Publication number: 20160136899Abstract: Methods and apparatus are disclosed for symbolic methods using algebraic geometry (e.g., based on a Gröbner basis of tangent space polynomials of parametric curves). For example, the design, optimization and verification of silicon photonic wave guides using parametric polynomials and/or Gröbner basis functions can be used to perform envelope generation, rectification, manufacturability checking, singularity detection, reticle and etch processing model generation, tapering loss minimization, and bend loss minimization. In one example, a method of analyzing a layout to be manufactured using a photolithographic process includes producing an envelope of a curve representing a layout object based at least in part on a Gröbner basis and performing one or more analysis operations for the envelope to perform verification and manufacturability checks.Type: ApplicationFiled: January 20, 2016Publication date: May 19, 2016Applicant: Mentor Graphics CorporationInventor: Sandeep Koranne
-
Publication number: 20160055122Abstract: Methods and apparatus are disclosed for symbolic methods using algebraic geometry (e.g., based on a Gröbner basis of tangent space polynomials of parametric curves). For example, the design, optimization and verification of silicon photonic wave guides using parametric polynomials and/or Gröbner basis functions can be used to perform envelope generation, rectification, manufacturability, singularity detection, reticle and etch processing model generation, tapering loss minimization, and bend loss minimization. In one example, a method of analyzing a layout to be manufactured using a photolithographic process includes producing an envelope of a curve representing a layout object based at least in part on a Gröbner basis and performing one or more analysis operations for the envelope to perform verification and manufacturability checks.Type: ApplicationFiled: August 21, 2015Publication date: February 25, 2016Applicant: MENTOR GRAPHICS CORPORATIONInventor: Sandeep Koranne
-
Publication number: 20150186591Abstract: This application discloses a computing system to pre-process a physical or geometric layout of a circuit design to determine various attributes of the nets, such as a location and a total capacitance for each net in the geometric layout. The computing system can order extraction of the nets from the geometric layout of the circuit design with a space filling curve based, at least in part, on the locations of the nets in the geometric layout of the circuit design and any coupling capacitance between the nets in the geometric layout of the circuit design. The computing system can selectively decouple nets with a coupling capacitance based, at least in part, on the total capacitance for the nets associated with the coupling capacitance. The computing system can generate an electrical representation for each of the extracted nets and write them to a netlist for the circuit design.Type: ApplicationFiled: December 27, 2013Publication date: July 2, 2015Applicant: Mentor Graphics CorporationInventors: David J. Gurney, Sandeep Koranne, Mingchao Wang
-
Patent number: 8677300Abstract: Contour-related information for geometric elements in layout design data is obtained. Relevant portions of the contour-related information are provided to a canonical hash function, from which a canonical signature for the layout design data is generated.Type: GrantFiled: February 1, 2012Date of Patent: March 18, 2014Assignee: Mentor Graphics CorporationInventors: Sandeep Koranne, Bikram Garg
-
Publication number: 20130198712Abstract: Contour-related information for geometric elements in layout design data is obtained. Relevant portions of the contour-related information are provided to a canonical hash function, from which a canonical signature for the layout design data is generated.Type: ApplicationFiled: February 1, 2012Publication date: August 1, 2013Inventors: Sandeep Koranne, Bikram Garg
-
Publication number: 20110265054Abstract: When a designer designates one or more errors identified in layout design data as false errors, waiver geometric elements corresponding to the designated false errors are created and added to the design. The waiver geometric element may be associated with a verification rule that generated its corresponding false error. When the design is subsequently analyzed using those verification rules in another verification rule check process, the waiver geometric elements are examined, and used to mask those errors associated with a waiver geometric element that would otherwise be displayed to the designer.Type: ApplicationFiled: November 24, 2010Publication date: October 27, 2011Inventors: John G. Ferguson, Sandeep Koranne
-
Publication number: 20100257496Abstract: When a designer designates one or more errors identified in layout design data as false errors, waiver geometric elements corresponding to the designated false errors are created and added to the design. The waiver geometric element may be associated with a verification rule that generated its corresponding false error. When the design is subsequently analyzed using those verification rules in another verification rule check process, the waiver geometric elements are examined, and used to mask those errors associated with a waiver geometric element that would otherwise be displayed to the designer.Type: ApplicationFiled: November 3, 2009Publication date: October 7, 2010Inventors: John G. Ferguson, Sandeep Koranne