Patents by Inventor Sandeep Krishna
Sandeep Krishna has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11941248Abstract: Approaches for data compression involve a compression circuit packing non-zero data elements of a succession of words of a plurality of blocks into packed words by packing non-zero data elements of one or more words of the succession in each packed word, and restricting each packed word to data elements of one uncompressed block. The compression circuit writes each packed word in a RAM and within a compressed address range associated with the uncompressed block when the packed word is full of non-zero data elements, or before the packed word is full if the next input word is of another uncompressed block.Type: GrantFiled: December 13, 2021Date of Patent: March 26, 2024Assignee: XILINX, INC.Inventors: Vamsi Krishna Nalluri, Sai Lalith Chaitanya Ambatipudi, Mrinal J. Sarmah, Rajeev Patwari, Shreyas Manjunath, Sandeep Jayant Sathe
-
Patent number: 11913344Abstract: A method of servicing a portion of a gas turbine engine includes inserting a rigid guide tube into an inspection port in a shroud of the gas turbine engine. The flexible guide tube is inserted into and through the rigid guide tube. The flexible guide tube is pre-shaped such that the flexible guide tube is biased towards a predetermined shape after being inserted through the rigid guide tube. A tool is pushed through the flexible guide tube such that the distal end of the tool moves out of and away from an end of the flexible guide tube. An area of interest of the gas turbine engine is then serviced with the tool.Type: GrantFiled: April 9, 2021Date of Patent: February 27, 2024Assignee: General Electric CompanyInventors: Satya Mohan Vamsi Andalam, Shivakumar Basavanna, Sandeep Kumar, Mandar Diwakar Godbole, Vamshi Krishna Reddy Kommareddy
-
Patent number: 11913345Abstract: A system and method of using a tool assembly is provided. The system includes a body, a first camera and a second camera fixed to the body, and a controller. The controller is configured to receive data indicative of images of a reference feature from the first camera, determine data indicative of a first spatial position of the first camera based at least in part on the received data indicative of the images of the reference feature, and determine data indicative of a second spatial position of the second camera based on the first spatial position, a known spatial relationship between the first location and the second location, or both. Further, the controller may be configured to receive data indicative of images of a target feature using the second camera, derive dimensions of the target feature based on the images, and generate a three-dimensional representation of the target feature.Type: GrantFiled: September 10, 2021Date of Patent: February 27, 2024Assignees: General Electric Company, Oliver Crispin Robotics LimitedInventors: Mandar Diwakar Godbole, Byron Andrew Pritchard, Jr., Kirti Arvind Petkar, Vamshi Krishna Reddy Kommareddy, Sandeep Kumar, Andrew Crispin Graham
-
Patent number: 11782830Abstract: This document describes apparatuses and techniques for cache memory with randomized eviction. In various aspects, a cache memory randomly selects a cache line for eviction and/or replacement. The cache memory may also support multi-occupancy whereby the cache memory enters data reused from another cache line to replace the data of the randomly evicted cache line. By so doing, the cache memory may operate in a nondeterministic fashion, which may increase a probability of data remaining in the cache memory for subsequent requests.Type: GrantFiled: December 20, 2021Date of Patent: October 10, 2023Assignee: Micron Technologies, Inc.Inventors: Amitava Majumdar, Sandeep Krishna Thirumala, Lingming Yang, Karthik Sarpatwari, Nevil N. Gajera
-
Patent number: 11775431Abstract: This document describes apparatuses and techniques for cache memory with randomized eviction. In various aspects, a cache memory randomly selects a cache line for eviction and/or replacement. The cache memory may also support multi-occupancy whereby the cache memory enters data reused from another cache line to replace the data of the randomly evicted cache line. By so doing, the cache memory may operate in a nondeterministic fashion, which may increase a probability of data remaining in the cache memory for subsequent requests.Type: GrantFiled: December 20, 2021Date of Patent: October 3, 2023Assignee: Micron Technologies, Inc.Inventors: Amitava Majumdar, Sandeep Krishna Thirumala, Lingming Yang, Karthik Sarpatwari, Nevil N. Gajera
-
Publication number: 20230236931Abstract: Provided is a memory system comprising a plurality of memory channels each having a parity bit, a redundant array of independent devices (RAID) parity channel, and a controller of the memory system. The controller is configured to receive a block of data for storage in the memory channels and determine at least one of (i) when a data traffic demand on the memory channels is high and (ii) when a data traffic demand on the memory channels is low. Upon determining the data traffic demand is low, writing the block of data for storage in the memory channels and concurrently updating the parity bits and the RAID parity channel for the stored block of data. Upon determining the data traffic demand is high, only writing the data for storage in the memory channels.Type: ApplicationFiled: August 24, 2022Publication date: July 27, 2023Applicant: Micron Technology, Inc.Inventors: Lingming Yang, Amitava Majumdar, Sandeep Krishna Thirumala, Nevil Gajera
-
Publication number: 20230236982Abstract: Systems, apparatuses, and methods related to a memory controller for performing row access tracking to mitigate row hammer attacks. A memory controller comprises a dual cache system including a direct mapped cache and a victim cache. The direct mapped cache functions as the main cache while a fully associative victim cache is used to reduce hammer attacks to targeted rows. The direct mapped cache performs an aliasing operation to map at least a portion of data stored in a memory device to the direct mapped cache. The direct mapped cache also uses a plurality of counters operatively coupled to the direct mapped cache to track and monitor the number of activations of the data stored in the direct mapped cache. The memory controller proactively refreshes all adjacent rows in the memory device when the respective counter of the direct mapped cache exceeds a predetermined threshold.Type: ApplicationFiled: June 17, 2022Publication date: July 27, 2023Applicant: Micron Technology, Inc.Inventor: Sandeep Krishna Thirumala
-
Publication number: 20230236933Abstract: Systems, apparatuses, and methods can include a multi-stage cache for providing high reliability, availability, and serviceability (RAS). The multi-stage cache memory comprises a shadow DRAM, which is provided on a volatile main memory module, coupled to a memory controller cache, which is provided on a memory controller. During a first write operation, the memory controller writes data with a strong error correcting code (ECC) from the memory controller cache to the shadow DRAM without writing a RAID (Redundant Arrays of Inexpensive Disks) parity data. During a second write operation, the memory controller writes the data with the strong ECC and writes the RAID parity data from the shadow DRAM to a memory device provided on the volatile main memory module.Type: ApplicationFiled: January 18, 2023Publication date: July 27, 2023Applicant: Micron Technology, Inc.Inventors: Sandeep Krishna THIRUMALA, Lingming YANG, Amitava MAJUMDAR, Nevil GAJERA
-
Publication number: 20230236934Abstract: Provided is a memory system including a plurality of memory submodules and a controller. Each submodule comprises a plurality of memory channels, each channel having a parity bit and a redundant array of independent devices (RAID) parity channel. The controller is configured to receive a block of data for storage in the plurality of memory submodules and determine whether a level of data traffic demand for a first of the plurality of submodules is high or low. When the data traffic demand is low, (i) writing a portion of the block of data in the first of the plurality of submodules and (ii) concurrently updating the parity bit and the RAID parity channel associated with the block of data. When the data traffic demand is high, (i) only writing the portion of the block of data in the first of the plurality of submodules and (ii) deferring updating of the parity bits and the RAID parity channel associated with the block of data.Type: ApplicationFiled: August 24, 2022Publication date: July 27, 2023Applicant: Micron Technology, Inc.Inventors: Lingming Yang, Amitava Majumdar, Sandeep Krishna Thirumala, Nevil Gajera
-
Publication number: 20230238049Abstract: Provided is a memory system including a memory module bank comprising a plurality of memory cell arrays, each memory cell array comprising a plurality of memory cells arranged in wordlines and bitlines and a memory controller configured to receive from a central processing unit (CPU) a data byte to be stored in a wordline of the memory module bank. Also included is a logical-to-physical address mapping block (L2P AMB) configured to map a logical bitline address of the data byte to a physical bitline address of a first memory cell array of the plurality of memory cell arrays, wherein a plurality of logical bitline addresses of the data byte are shuffled to different physical bitline memory addresses of the first memory cell array. Each respective memory cell array of the plurality stores a respective bit value, corresponding to a common logical bitline address, to a different respective physical bitline in each different respective memory cell array of the plurality.Type: ApplicationFiled: June 20, 2022Publication date: July 27, 2023Applicant: Micron Technology, Inc.Inventors: Sandeep Krishna Thirumala, Amitava Majumdar, Lingming Yang, Nevil Gajera
-
Patent number: 11688445Abstract: A memory cell is disclosed which includes a semiconductor layer, a first electrode coupled to the semiconductor layer, a second electrode coupled to the semiconductor layer, wherein the first and second electrodes are separated from one another along a first axis and wherein the semiconductor layer extends beyond the first axis along a second axis substantially perpendicular to the first axis, thereby forming a first wing, a third electrode separated from the semiconductor layer by an insulating layer, a first magnetic tunnel junction (MTJ) disposed on the first wing, and a first read electrode coupled to the first MTJ.Type: GrantFiled: January 30, 2022Date of Patent: June 27, 2023Assignee: Purdue Research FoundationInventors: Sandeep Krishna Thirumala, Sumeet Kumar Gupta, Yi-Tse Hung, Zhihong Chen
-
Publication number: 20230195623Abstract: This document describes apparatuses and techniques for cache memory with randomized eviction. In various aspects, a cache memory randomly selects a cache line for eviction and/or replacement. The cache memory may also support multi-occupancy whereby the cache memory enters data reused from another cache line to replace the data of the randomly evicted cache line. By so doing, the cache memory may operate in a nondeterministic fashion, which may increase a probability of data remaining in the cache memory for subsequent requests.Type: ApplicationFiled: December 20, 2021Publication date: June 22, 2023Applicant: Micron Technology, Inc.Inventors: Amitava Majumdar, Sandeep Krishna Thirumala, Lingming Yang, Karthik Sarpatwari, Nevil N. Gajera
-
Publication number: 20230195624Abstract: This document describes apparatuses and techniques for cache memory with randomized eviction. In various aspects, a cache memory randomly selects a cache line for eviction and/or replacement. The cache memory may also support multi-occupancy whereby the cache memory enters data reused from another cache line to replace the data of the randomly evicted cache line. By so doing, the cache memory may operate in a nondeterministic fashion, which may increase a probability of data remaining in the cache memory for subsequent requests.Type: ApplicationFiled: December 20, 2021Publication date: June 22, 2023Applicant: Micron Technology, Inc.Inventors: Amitava Majumdar, Sandeep Krishna Thirumala, Lingming Yang, Karthik Sarpatwari, Nevil N. Gajera
-
METHODS AND SYSTEMS FOR DETERMINING VIRUSES IN BIOLOGICAL SAMPLES USING A SINGLE ROUND BASED POOLING
Publication number: 20220170118Abstract: Methods and systems for determining viruses in biological samples using a single round based pooling. Embodiments disclosed herein relate to quantitative testing of biological samples, and more particularly to a quantitative, non-adaptive and single round pooling method for testing of viruses (for example: Coronavirus disease of 2019 (COVID-19), Severe Acute Respiratory Syndrome (SARS), or the like) in biological samples of individuals.Type: ApplicationFiled: November 27, 2021Publication date: June 2, 2022Inventors: Manoj Gopalkrishnan, Sabyasachi Ghosh, Ajit .V Rajwade, Dasaradhi Palakodeti, Sandeep Krishna -
Publication number: 20220157359Abstract: A memory cell is disclosed which includes a semiconductor layer, a first electrode coupled to the semiconductor layer, a second electrode coupled to the semiconductor layer, wherein the first and second electrodes are separated from one another along a first axis and wherein the semiconductor layer extends beyond the first axis along a second axis substantially perpendicular to the first axis, thereby forming a first wing, a third electrode separated from the semiconductor layer by an insulating layer, a first magnetic tunnel junction (MTJ) disposed on the first wing, and a first read electrode coupled to the first MTJ.Type: ApplicationFiled: January 30, 2022Publication date: May 19, 2022Applicant: Purdue Research FoundationInventors: Sandeep Krishna Thirumala, Sumeet Kumar Gupta, Yi-Tse Hung, Zhihong Chen
-
Patent number: 11250896Abstract: A memory cell is disclosed which includes a conductive layer, an insulating layer disposed atop the conducting layer, a semiconductor layer disposed atop the insulating layer, a first electrode coupled to the semiconductor layer, a second electrode coupled to the semiconductor layer, wherein the first and second electrodes are separated from one another and wherein the semiconductor layer extends beyond the first and second electrodes forming a first wing, a third electrode coupled to the conductive layer, a first magnetic tunnel junction (MTJ) disposed on the first wing, and a first read electrode coupled to the first MTJ.Type: GrantFiled: June 23, 2020Date of Patent: February 15, 2022Assignee: Purdue Research FoundationInventors: Sandeep Krishna Thirumala, Sumeet Kumar Gupta, Yi-Tse Hung, Zhihong Chen
-
Publication number: 20200402560Abstract: A memory cell is disclosed which includes a conductive layer, an insulating layer disposed atop the conducting layer, a semiconductor layer disposed atop the insulating layer, a first electrode coupled to the semiconductor layer, a second electrode coupled to the semiconductor layer, wherein the first and second electrodes are separated from one another and wherein the semiconductor layer extends beyond the first and second electrodes forming a first wing, a third electrode coupled to the conductive layer, a first magnetic tunnel junction (MTJ) disposed on the first wing, and a first read electrode coupled to the first MTJ.Type: ApplicationFiled: June 23, 2020Publication date: December 24, 2020Applicant: Purdue Research FoundationInventors: Sandeep Krishna Thirumala, Sumeet Kumar Gupta, Yi-Tse Hung, Zhihong Chen
-
Publication number: 20160134667Abstract: Method(s) and system(s) for collaboration of content are described herein. The system includes a dynamic content editor coupled to a processor to generate a graphical user interface including interactive elements for receiving user inputs for relating contents in a content repository and specifying a layout of display of curated contents. The system further includes a content processing engine coupled to the processor to build relationships between the contents in the content repository, based on the user inputs, data and metadata of the contents; and provide the curated contents to a user based on the relationships and the specified layout of display.Type: ApplicationFiled: March 23, 2015Publication date: May 12, 2016Inventors: Sandeep Krishna SURESH, Rajashree DAS
-
Publication number: 20140379762Abstract: A method comprising receiving a data insertion request, where the data insertion request includes a data reference, indicating data to be stored, and a data repository indicator indicating a data repository, from amongst a plurality of data repositories in which the data is to be stored, and wherein at least one data repository from the plurality of data repositories is a big data system. Further, a resource type, from amongst one or more resource types, corresponding to the data repository, is identified based on the data insertion request. Further, a configuration element, from amongst one or more configuration elements, corresponding to the data repository is determined based on the resource type. Further, an application programming interface (API) associated with the configuration element is triggered for establishing a connection with the data repository for storing the data.Type: ApplicationFiled: September 13, 2013Publication date: December 25, 2014Inventors: Sandeep Krishna SURESH, Jayant Sudhakarrao Dani
-
Patent number: 8863202Abstract: Apparatus and methods to implement a technique for using a second display with a network-enabled television. In one implementation, this feature allows the user to conveniently enter search terms and other commands for control of their IPTV device directly from a second display device using voice commands. Such is particularly convenient when the second display is a device such as a smart phone or tablet computer with limited display space for user data entry.Type: GrantFiled: March 23, 2012Date of Patent: October 14, 2014Assignees: Sony Corporation, Sony Network Entertainment International LLCInventors: Davender Agnihotri, Sandeep Krishna, Chunlan Yao