Patents by Inventor SANDISK TECHNOLOGIES INC.
SANDISK TECHNOLOGIES INC. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130223154Abstract: A non-volatile storage system reduces program disturb in a set of non-volatile storage elements by programming using selected bit line patterns which increase the clamped boosting potential of an inhibited channel to avoid program disturb. First, second and third sets of non-volatile storage elements are programmed in separate sequences, one after another, so that all program-verify operations occur for the first set, then for the second set, and then for the third set. Each non-volatile storage element in a set is separated from the next closest non-volatile storage element in the set at least two other non-volatile storage elements in the set.Type: ApplicationFiled: April 10, 2013Publication date: August 29, 2013Applicant: SanDisk Technologies Inc.Inventor: SanDisk Technologies Inc.
-
Publication number: 20130224918Abstract: A non-volatile storage device is disclosed that includes a set of connected non-volatile storage elements formed on a well, a bit line contact positioned in the well, a source line contact positioned in the well, a bit line that is connected to the bit line contact, and a source line that is connected to the source line contact and the well.Type: ApplicationFiled: April 12, 2013Publication date: August 29, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SanDisk Technologies Inc.
-
Publication number: 20130214415Abstract: Air gaps are provided to reduce interference and resistance between metal bit lines in non-volatile memory structures. Metal vias can be formed that are electrically coupled with the drain region of an underlying device and extend vertically with respect to the substrate surface to provide contacts for bit lines that are elongated in a column direction above. The metal vias can be separated by a dielectric fill material. Layer stack columns extend in a column direction over the dielectric fill and metal vias. Each layer stack column includes a metal bit line over a nucleation line. Each metal via contacts one of the layer stack columns at its nucleation line. A low temperature dielectric liner extends along sidewalls of the layer stack columns. A non-conformal dielectric overlies the layer stack columns defining a plurality of air gaps between the layer stack columns.Type: ApplicationFiled: February 15, 2013Publication date: August 22, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SanDisk Technologies Inc.
-
Publication number: 20130207280Abstract: A semiconductor die package is disclosed. An example of the semiconductor package includes a first group of semiconductor die interspersed with a second group of semiconductor die. The die from the first and second groups are offset from each other along a first axis and staggered with respect to each other along a second axis orthogonal to the first axis. A second example of the semiconductor package includes an irregular shaped edge and a wire bond to the substrate from a semiconductor die above the lowermost semiconductor die in the package.Type: ApplicationFiled: March 14, 2013Publication date: August 15, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SanDisk Technologies Inc.
-
Publication number: 20130200507Abstract: A method of fabricating a leadframe-based semiconductor package, and a semiconductor package formed thereby, are disclosed. In embodiments, a semiconductor die having die bond pads along two adjacent edges may be electrically coupled to four sides of a four-sided leadframe. Embodiments relate to lead and no-lead type leadframe.Type: ApplicationFiled: March 11, 2013Publication date: August 8, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SANDISK TECHNOLOGIES INC.
-
Publication number: 20130161719Abstract: Nanostructure-based charge storage regions are included in non-volatile memory devices and integrated with the fabrication of select gates and peripheral circuitry. One or more nanostructure coatings are applied over a substrate at a memory array area and a peripheral circuitry area. Various processes for removing the nanostructure coating from undesired areas of the substrate, such as target areas for select gates and peripheral transistors, are provided. One or more nanostructure coatings are formed using self-assembly based processes to selectively form nanostructures over active areas of the substrate in one example. Self-assembly permits the formation of discrete lines of nanostructures that are electrically isolated from one another without requiring patterning or etching of the nanostructure coating.Type: ApplicationFiled: February 22, 2013Publication date: June 27, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SanDisk Technologies Inc.
-
Publication number: 20130163340Abstract: A non-volatile storage system includes memory cells with floating gates that comprises three layers separated by two dielectric layers (an upper dielectric layer and lower dielectric layer). The dielectric layers may be an oxide layers, nitride layers, combinations of oxide and nitride, or some other suitable dielectric material. The lower dielectric layer is close to the bottom of the floating gate (near interface between floating gate and tunnel dielectric), while the upper dielectric layer is close to top of the floating gate (near interface between floating gate and inter-gate dielectric).Type: ApplicationFiled: December 14, 2012Publication date: June 27, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SANDISK TECHNOLOGIES INC.
-
Publication number: 20130157413Abstract: A semiconductor package including a plurality of stacked semiconductor die, and methods of forming the semiconductor package, are disclosed. In order to ease wirebonding requirements on the controller die, the controller die may be mounted directly to the substrate in a flip chip arrangement requiring no wire bonds or footprint outside of the controller die. Thereafter, a spacer layer may be affixed to the substrate around the controller die to provide a level surface on which to mount one or more flash memory die. The spacer layer may be provided in a variety of different configurations.Type: ApplicationFiled: February 11, 2013Publication date: June 20, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SanDisk Technologies Inc.
-
Publication number: 20130148425Abstract: Dynamically determining read levels on chip (e.g., memory die) is disclosed herein. One method comprises reading a group of non-volatile storage elements on a memory die at a first set of read levels. Results of the two most recent of the read levels are stored on the memory die. A count of how many of the non-volatile storage elements in the group showed a different result between the reads for the two most recent read levels is determined. The determining is performed on the memory die using the results stored on the memory die. A dynamic read level is determined for distinguishing between a first pair of adjacent data states of the plurality of data states based on the read level when the count reaches a pre-determined criterion. Note that the read level may be dynamically determined on the memory die.Type: ApplicationFiled: February 5, 2013Publication date: June 13, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SanDisk Technologies Inc.
-
Publication number: 20130128669Abstract: A non-volatile storage system is disclosed that includes pairs of NAND strings (or other groupings of memory cells) in the same block being connected to and sharing a common bit line. To operate the system, two selection lines are used so that the NAND strings (or other groupings of memory cells) sharing a bit line can be selected at the block level. Both selection lines are connected to a selection gate for each of the NAND strings (or other groupings of memory cells) sharing the bit line. One set of embodiments avoid unwanted boosting during read operations by keeping the channels of the memory cells connected to word lines on the drain side of the selected word line biased at a fixed potential.Type: ApplicationFiled: November 12, 2012Publication date: May 23, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SANDISK TECHNOLOGIES INC.
-
Publication number: 20130128665Abstract: Data, normally read using a page-by page read process, can be recovered from memory cells connected to a broken word line by performing a sequential read process. To determine whether a word line is broken, both a page-by page read process and a sequential read process are performed. The results of both read processes are compared. If the number of mismatches between the two read processes is greater than a threshold, it is concluded that there is a broken word line.Type: ApplicationFiled: November 13, 2012Publication date: May 23, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: Sandisk Technologies, Inc.
-
Publication number: 20130121072Abstract: Part of the latency from memory read or write operations is for data to be input to or output from the data latches of the memory via an I/O bus. Methods and circuitry are present for improving performance in non-volatile memory devices by allowing the memory to perform some of these data caching and transfer operations in the background while the memory core is busy with a read operation. A read caching scheme is implemented for memory cells where more than one bit is sensed together, such as sensing all of the n bits of each memory cell of a physical page together. The n-bit physical page of memory cells sensed correspond to n logical binary pages, one for each of the n-bits. Each of the binary logical pages is being output in each cycle, while the multi-bit sensing of the physical page is performed every nth cycles.Type: ApplicationFiled: January 7, 2013Publication date: May 16, 2013Applicant: SanDisk Technologies, Inc.Inventor: SanDisk Technologies, Inc.
-
Publication number: 20130095646Abstract: Monolithic, three dimensional NAND strings include a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, the blocking dielectric comprising a plurality of blocking dielectric segments, a plurality of discrete charge storage segments, and a tunnel dielectric located between each one of the plurality of the discrete charge storage segments and the semiconductor channel.Type: ApplicationFiled: December 4, 2012Publication date: April 18, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SANDISK TECHNOLOGIES INC.
-
Publication number: 20130097370Abstract: Techniques are disclosed herein for applying different process steps to single-level cell (SLC) blocks in a memory array than to multi-level cell (MLC) blocks such that the SLC blocks will have high endurance and the MLC blocks will have high reliability. In some aspects, different doping is used in the MLC blocks than the SLC blocks. In some aspects, different isolation is used in the MLC blocks than the SLC blocks. Techniques are disclosed that apply different read parameters depending on how many times a block has been programmed/erased. Therefore, blocks that have been cycled many times are read using different parameters than blocks that have been cycled fewer times.Type: ApplicationFiled: December 5, 2012Publication date: April 18, 2013Applicant: SanDisk Technologies Inc.Inventor: SanDisk Technologies Inc.
-
Publication number: 20130087623Abstract: A mother/daughter card non-volatile memory system includes a daughter card containing the memory and a mother card containing the memory controller and host interface circuits. The daughter memory card contains as little more than the memory cell array as is practical, in order to minimize its cost, and has an interface for connecting with a variety of mother controller cards having physical attributes and host interfaces according to a number of different published or proprietary memory card standards. Different types of memory cards may be used when the operating parameters of the memory are stored within it in a protected location, the mother card controller then reading these parameters and adapting its operation accordingly. A radio frequency antenna may be included on a surface of the card along with its electrical contacts, in order to provide a radio frequency identification function.Type: ApplicationFiled: October 10, 2012Publication date: April 11, 2013Applicant: SanDisk Technologies Inc.Inventor: SanDisk Technologies Inc.
-
Publication number: 20130084677Abstract: A portable memory card formed from a multi-die assembly, and methods of fabricating same, are disclosed. One such multi-die assembly includes an LGA SiP semiconductor package and a leadframe-based SMT package both affixed to a PCB. The multi-die assembly thus formed may be encased within a standard lid to form a completed portable memory card, such as a standard SDTM card. Test pads on the LGA SiP package, used for testing operation of the package after it is fabricated, may also be used for physically and electrically coupling the LGA SiP package to the PCB.Type: ApplicationFiled: November 26, 2012Publication date: April 4, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SanDisk Technologies Inc.
-
Publication number: 20130080853Abstract: A method includes, after data is stored at a data area of a memory device and error correction code (ECC) data corresponding to the data is stored at an ECC area corresponding to the data area, detecting a triggering condition. In response to detecting the triggering condition, the method also includes storing second ECC data in the ECC area, where the second ECC data includes redundant information for a first portion of the data area and storing third ECC data at the memory device. The third ECC data includes redundant information for a second portion of the data area.Type: ApplicationFiled: November 9, 2012Publication date: March 28, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SANDISK TECHNOLOGIES INC.
-
Publication number: 20130069138Abstract: Monolithic, three dimensional NAND strings include a semiconductor channel, at least one end portion of the semiconductor channel extending substantially perpendicular to a major surface of a substrate, a plurality of control gate electrodes having a strip shape extending substantially parallel to the major surface of the substrate, the blocking dielectric comprising a plurality of blocking dielectric segments, a plurality of discrete charge storage segments, and a tunnel dielectric located between each one of the plurality of the discrete charge storage segments and the semiconductor channel.Type: ApplicationFiled: November 5, 2012Publication date: March 21, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SanDisk Technologies Inc.
-
Publication number: 20130040232Abstract: A lithography mask includes a plurality of patterning features formed on a mask substrate and a first plurality of sub-resolution assist features (SRAFs) formed substantially perpendicular to the patterning features on the mask substrate.Type: ApplicationFiled: October 16, 2012Publication date: February 14, 2013Applicant: SANDISK TECHNOLOGIES INC.Inventor: SANDISK TECHNOLOGIES INC.
-
Publication number: 20130038381Abstract: Improvements in the efficiency of two charge pump designs are presented. As a charge pump switches between modes, capacitances are charged. Due to charge sharing between capacitances, inefficiencies are introduced. Techniques for reducing these inefficiencies are presented for two different charge pump designs are presented. For a clock voltage doubler type of pump, a four phase clock scheme is introduced to pre-charge the output nodes of the pump's legs. For a pump design where a set of capacitances are connected in series to supply the output during the charging phase, one or more pre-charging phases are introduced after the reset phase, but before the charging phase. In this pre-charge phase, the bottom plate of a capacitor is set to the high voltage level prior to being connected to the top plate of the preceding capacitor in the series.Type: ApplicationFiled: September 24, 2012Publication date: February 14, 2013Applicant: SanDisk Technologies Inc.Inventor: SanDisk Technologies Inc.