Patents by Inventor Santosh Yachareni
Santosh Yachareni has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11662378Abstract: Detection circuitry for an integrated circuit (IC) includes voltage divider circuitry, comparison circuitry, and calibration circuitry. The voltage divider circuitry receives a power supply signal and output a first reference voltage signal and a supply voltage signal based on the power supply signal. The comparison circuitry compares the first reference voltage signal and the supply voltage signal to generate an output signal. The calibration circuitry alters one or more parameters of the voltage divider circuitry to increase a voltage value of the supply voltage signal based on the comparison of the first reference voltage signal with the supply voltage signal.Type: GrantFiled: August 13, 2021Date of Patent: May 30, 2023Assignee: XILINX, INC.Inventors: Sourabh Sharma, Sree Rama Krishna Chaithnya Saraswatula, Santosh Yachareni
-
Publication number: 20230049371Abstract: Detection circuitry for an integrated circuit (IC) includes voltage divider circuitry, comparison circuitry, and calibration circuitry. The voltage divider circuitry receives a power supply signal and output a first reference voltage signal and a supply voltage signal based on the power supply signal. The comparison circuitry compares the first reference voltage signal and the supply voltage signal to generate an output signal. The calibration circuitry alters one or more parameters of the voltage divider circuitry to increase a voltage value of the supply voltage signal based on the comparison of the first reference voltage signal with the supply voltage signal.Type: ApplicationFiled: August 13, 2021Publication date: February 16, 2023Inventors: Sourabh SHARMA, Sree Rama Krishna Chaithnya SARASWATULA, Santosh YACHARENI
-
Patent number: 11423952Abstract: Some examples described herein relate to multi-chip devices. In an example, a multi-chip device includes first and second chips. The first chip includes a power supply circuit and a logic circuit. The first and second chips are coupled together. The second chip is configured to receive power from the power supply circuit. The second chip includes a programmable circuit, a pull-up circuit, and a detector circuit. The detector circuit is configured to detect a presence of a power voltage on the second chip and responsively output a presence signal. The power voltage on the second chip is based on the power from the power supply circuit. The logic circuit is configured to generate a pull-up signal based on the presence signal. The pull-up circuit is configured to receive the pull-up signal and configured to pull up a voltage of a node of the programmable circuit responsive to the pull-up signal.Type: GrantFiled: December 16, 2019Date of Patent: August 23, 2022Assignee: XILINX, INC.Inventors: Narendra Kumar Pulipati, Sree RKC Saraswatula, Santosh Yachareni, Shidong Zhou
-
Patent number: 11127718Abstract: Examples described herein generally relate to multi-chip devices having stacked chips. In an example, a multi-chip device includes a chip stack that includes chips. One or more chips each includes a selection circuit and a broken via pillar that includes first and second continuous portions. The first continuous portion includes a through substrate via and a first metal line. The second continuous portion includes a second metal line. The first and second metal lines are disposed within dielectric layers disposed on a side of the semiconductor substrate of the respective chip. The first and second continuous portions are aligned in a direction normal to the side of the semiconductor substrate. An input node of the selection circuit is connected to one of the first or second metal line. An output node of the selection circuit is connected to the other of the first or second metal line.Type: GrantFiled: January 13, 2020Date of Patent: September 21, 2021Assignee: XILINX, INC.Inventors: Anil Kumar Kandala, Vijay Kumar Koganti, Santosh Yachareni
-
Publication number: 20210217729Abstract: Examples described herein generally relate to multi-chip devices having stacked chips. In an example, a multi-chip device includes a chip stack that includes chips. One or more chips each includes a selection circuit and a broken via pillar that includes first and second continuous portions. The first continuous portion includes a through substrate via and a first metal line. The second continuous portion includes a second metal line. The first and second metal lines are disposed within dielectric layers disposed on a side of the semiconductor substrate of the respective chip. The first and second continuous portions are aligned in a direction normal to the side of the semiconductor substrate. An input node of the selection circuit is connected to one of the first or second metal line. An output node of the selection circuit is connected to the other of the first or second metal line.Type: ApplicationFiled: January 13, 2020Publication date: July 15, 2021Inventors: Anil Kumar KANDALA, Vijay Kumar KOGANTI, Santosh YACHARENI
-
Patent number: 11043263Abstract: A device includes an amplifier, a plurality of selector circuitries, and a plurality of fabric dies. The amplifier is configured to output a supply power signal. Each selector circuitry of the plurality of selector circuitries receives the supply power signal from the amplifier. Each fabric die of the plurality of fabric dies has a corresponding selector circuitry of the plurality of selector circuitries. Each selector circuitry corresponding to a die of the plurality of dies is configured to provide the supply power signal received from the amplifier to its corresponding die responsive to a selection signal being asserted. Selector circuitries of the plurality of selector circuitries corresponding to unselected dies of the plurality of dies pull address supply power for the unselected dies to an input other than the supply power signal of the selector circuitries corresponding to the unselected die.Type: GrantFiled: November 14, 2019Date of Patent: June 22, 2021Assignee: XILINX, INC.Inventors: Sree R K C Saraswatula, Abhimanyu Kumar, Santosh Yachareni, Shidong Zhou
-
Publication number: 20210183412Abstract: Some examples described herein relate to multi-chip devices. In an example, a multi-chip device includes first and second chips. The first chip includes a power supply circuit and a logic circuit. The first and second chips are coupled together. The second chip is configured to receive power from the power supply circuit. The second chip includes a programmable circuit, a pull-up circuit, and a detector circuit. The detector circuit is configured to detect a presence of a power voltage on the second chip and responsively output a presence signal. The power voltage on the second chip is based on the power from the power supply circuit. The logic circuit is configured to generate a pull-up signal based on the presence signal. The pull-up circuit is configured to receive the pull-up signal and configured to pull up a voltage of a node of the programmable circuit responsive to the pull-up signal.Type: ApplicationFiled: December 16, 2019Publication date: June 17, 2021Inventors: Narendra Kumar Pulipati, Sree RKC Saraswatula, Santosh Yachareni, Shidong Zhou
-
Patent number: 11017822Abstract: Examples described herein provide a method for disabling a defective portion of a fabric die of a stacked IC device. The method includes receiving a signal indicating that a portion of a fabric die of a stacked IC device including at least two fabric dies is defective. The method further includes, in response to the signal, pulling a source voltage rail of the defective portion to ground, thereby disabling the portion, and operating the remainder of the fabric die without interference from or contention with the disabled portion. In one example, the stacked IC device is an active on active (AoA) device, and the portion of the fabric die includes a configuration memory cell. In one example, the signal is received after power-up of the stacked IC device.Type: GrantFiled: November 1, 2019Date of Patent: May 25, 2021Assignee: XILINX, INC.Inventors: Sree Rkc Saraswatula, Narendra Kumar Pulipati, Santosh Yachareni, Shidong Zhou, Sundeep Ram Gopal Agarwal, Brian Gaide
-
Patent number: 11004833Abstract: Examples described herein generally relate to multi-chip devices having stacked chips. In an example, a multi-chip device includes a chip stack that includes chips. Neighboring chips are connected to each other. Plural chips of the chips collectively include columns of broken via pillars and bridges. Each of the plural chips has a broken via pillar in each column. The broken via pillar has first and second continuous via pillar portions aligned in a direction normal to a side of a semiconductor substrate of the respective chip. The first continuous via pillar portion is not connected within the broken via pillar to the second continuous via pillar portion. Each of the plural chips has one or more of the bridges. Each bridge connects, within the respective chip, the first continuous via pillar portion in a column and the second continuous via pillar portion in another column.Type: GrantFiled: February 17, 2020Date of Patent: May 11, 2021Assignee: XILINX, INC.Inventors: Anil Kumar Kandala, Vijay Kumar Koganti, Santosh Yachareni, Sundeep Ram Gopal Agarwal
-
Patent number: 10979034Abstract: A circuit includes a master latch circuit and a slave latch circuit. The master latch circuit is configured to receive an input data signal associated with an input data voltage domain and generate a first output data signal associated with an output data voltage domain different from the input data voltage domain. The slave latch circuit is configured to receive, from the master latch circuit, the first output data signal and generate a second output data associated with the output data voltage domain.Type: GrantFiled: June 19, 2018Date of Patent: April 13, 2021Assignee: XILINX, INC.Inventors: Kumar Rahul, Santosh Yachareni, Jitendra Kumar Yadav, Md Nadeem Iqbal, Teja Masina, Sourabh Swarnkar, Suresh Babu Kotha
-
Patent number: 10886921Abstract: Examples described herein generally relate to multi-chip devices having stacked chips. In an example, a multi-chip device includes a chip stack including a base chip and two or more overlying chips overlying the base chip. Neighboring chips of the chip stack are connected to each other. The chip stack includes identification generation connections and circuits configured to generate a unique identification of each overlying chip based on a relative position of the respective overlying chip with reference to the base chip. The chip stack includes a communication channel from the base chip to each overlying chip. Each overlying chip includes comparison and enable/disable logic (CEDL) communicatively coupled to the communication channel. The CEDL is configured to compare a target identification of data received by the respective overlying chip to the unique identification of the respective overlying chip and responsively enable or disable a recipient circuit of the respective overlying chip.Type: GrantFiled: March 20, 2020Date of Patent: January 5, 2021Assignee: XILINX, INC.Inventors: Vijay Kumar Koganti, Anil Kumar Kandala, Santosh Yachareni
-
Patent number: 10725841Abstract: An integrated circuit (IC) includes an encoder circuit configured to receive input data including a plurality of data bits. A plurality of parity computation equations for a single error correct double error detect adjacent double error correct adjacent triple error detect (SECDEDADECADTED) Hamming code is received. A plurality of parity bits are computed using the plurality of parity computation equations. Write data including the data bits and the parity bits are provided to a write circuit. The write circuit writes the write data to a memory.Type: GrantFiled: December 18, 2017Date of Patent: July 28, 2020Assignee: XILINX, INC.Inventors: Kumar Rahul, Santosh Yachareni
-
Patent number: 10673464Abstract: An apparatus includes an encoder circuit block configured to receive input data. The encoder circuit block is configured to generate a plurality of parity bits from the input data and order the input data and the plurality of parity bits to generate encoded data. The encoder circuit block is configured to generate each of the plurality of parity bits based upon selected bits of the input data and orders the input data and the plurality of parity bits so that a decoder circuit block configured to decode the encoded data is able to perform operations including, at least in part, detecting a no bit error, detecting and correcting a single bit error, detecting a double bit error, detecting and correcting an adjacent double bit error, and detecting an adjacent triple bit error. The operations are independent of a number of memory banks used to store the encoded data. The decoder circuit block may also correct an adjacent triple bit error.Type: GrantFiled: August 21, 2018Date of Patent: June 2, 2020Assignee: Xilinx, Inc.Inventors: Kumar Rahul, Santosh Yachareni
-
Patent number: 10637462Abstract: Apparatus and associated methods relate to a consolidated power-on-reset system (PORS) at a system-on-chip (SoC) level. In an illustrative example, an integrated circuit may include a first power domain and a second power region. A level shifter circuit may be coupled to translate data from the first power domain to the second power domain. A PORS including a voltage detection circuit, a glitch filter circuit, and logic gates may be configured to generate isolation signals between the first power domain and the second power domain. The level shifter circuit may be enabled in response to the generated isolation signals. By using the isolation signals, multiple power domains on IC may be managed comprehensively during power-up to avoid unstable operation.Type: GrantFiled: May 30, 2019Date of Patent: April 28, 2020Assignee: XILINX, INC.Inventors: Narendra Kumar Pulipati, Sree R K C Saraswatula, Santosh Yachareni, Weiguang Lu, Fu-Hing Ho
-
Patent number: 10466275Abstract: Apparatus and associated methods relate to a glitch detection circuit monitoring a duration that a selected fractional supply voltage is below a predetermined voltage threshold. The selected fractional supply voltage may be at the predetermined threshold when the supply voltage is between a valid circuit-supply voltage and a power-on circuit-reset (POR). A glitch detect signal may be generated, for example, when the monitored duration is greater than a predetermined duration threshold. A test glitch generator may generate a test glitch, for example, having selectable voltage and duration, which may be selectably applied to the glitch detection circuit to verify operation.Type: GrantFiled: June 28, 2018Date of Patent: November 5, 2019Assignee: XILINX, INC.Inventors: Sandeep Vundavalli, Sree RKC Saraswatula, James D. Wesselkamper, Santosh Yachareni, Shidong Zhou, Anil Kumar Kandala
-
Patent number: 10411710Abstract: An example read address generation circuit for a static random access memory (SRAM) cell includes an operational amplifier having a non-inverting input coupled to a reference voltage, a memory emulation circuit having an output coupled to an inverting input of the operational amplifier and a control input coupled to an output of the operational amplifier, and a multiplexer having a first input coupled to receive a constant read voltage, a second input coupled to the output of the operational amplifier, and an output coupled to supply a read address voltage to the SRAM cell.Type: GrantFiled: December 5, 2018Date of Patent: September 10, 2019Assignee: XILINX, INC.Inventors: Shidong Zhou, Sree RKC Saraswatula, Jing Jing Chen, Teja Masina, Narendra Kumar Pulipati, Santosh Yachareni
-
Patent number: 10396799Abstract: A circuit for accessing memory elements in an integrated circuit device is described. The circuit comprises a first plurality of memory elements; first line drivers, each of the first line drivers configured to provide a signal to a memory element of the first plurality of memory elements; first line driver buffers configured to control the signals provided by the first line drivers to the first plurality of memory elements; a second plurality of memory elements; second line drivers, each of the second line drivers configured to provide a signal to a memory element of the second plurality of memory elements; second line driver buffers configured to control the signals provided by the second line drivers to the second plurality of memory elements; and wherein one or both of the first line driver buffers and the second line driver buffers are configured to be selectively disabled.Type: GrantFiled: December 12, 2017Date of Patent: August 27, 2019Assignee: XILINX, INC.Inventors: Vishwak R Manda, Sree RKC Saraswatula, Santosh Yachareni, Shidong Zhou, Jing Jing Chen, Michael Tsivyan
-
Patent number: 10177794Abstract: An integrated circuit (IC) includes an encoder configured to receive input data including a plurality of data bits. The encoder includes a parity computation matrix circuit configured to arrange the data bits according to a matrix format to generate a parity computation matrix. A parity computation circuit is configured to compute a plurality of parity computation row terms corresponding to rows of the parity computation matrix respectively, compute a plurality of parity computation column terms corresponding to columns of the parity computation matrix respectively, and compute parity bits using the parity computation row terms and parity computation column terms. Write data including the data bits and the parity bits are provided to a write circuit. The write circuit writes the write data to a memory cell array in a memory.Type: GrantFiled: December 7, 2016Date of Patent: January 8, 2019Assignee: XILINX, INC.Inventors: Kumar Rahul, Amarnath Perla, Santosh Yachareni
-
Patent number: 10069487Abstract: A disclosed delay circuit includes a plurality of Schmitt triggers that are serially coupled. A first Schmitt trigger of the plurality of Schmitt triggers is configured to receive an input signal. An output control circuit is coupled to receive output signals of two or more Schmitt triggers of the plurality of Schmitt triggers, the output control circuit configured to select a signal from one of the one or more Schmitt triggers as an output signal. The output signal is a delayed version of the input signal.Type: GrantFiled: March 20, 2017Date of Patent: September 4, 2018Assignee: XILINX, INC.Inventors: Anil Kumar Kandala, Santosh Yachareni, Sandeep Vundavalli, Vijay Kumar Koganti, Golla V S R K Prasad, Udaya Kumar Bobbili
-
Patent number: 9680474Abstract: An interconnect element includes: a selection circuit for receiving input signals and having a selection output; a half-latch circuit having an input coupled to the selection output, wherein the half latch circuit comprises a pull-up device; and a common bias circuit coupled to the pull-up device, wherein the common bias circuit is configured to supply a tunable bias voltage to the pull-up device.Type: GrantFiled: March 17, 2016Date of Patent: June 13, 2017Assignee: XILINX, INC.Inventors: Anil Kumar Kandala, Srinivasa L. Karumajji, Santosh Yachareni, Sandeep Vundavalli, Udaya Kumar Bobbili, Golla V S R K Prasad