Patents by Inventor Sascha Eckmann

Sascha Eckmann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11010505
    Abstract: One or more processors receive a breakpoint. The breakpoint is paired with a resume point. One or more processors execute a set of machine instructions on a virtual processor model. One or more processors halt execution of the set of machine instructions on the virtual processor model at the breakpoint. One or more processors execute a fragment of a program instruction on a physical processor. The fragment is logically equivalent to the set of machine instructions between the breakpoint and the resume point. One or more processors load a processed result into the virtual processor model. The processed result results from executing the fragment on the physical processor. One or more processors resume the execution of the set of machine instructions on the virtual processor model at the resume point.
    Type: Grant
    Filed: December 1, 2015
    Date of Patent: May 18, 2021
    Assignee: International Business Machines Corporation
    Inventors: Sascha Eckmann, Thomas Gardelegen, Wolfgang Gellerich
  • Patent number: 10437699
    Abstract: A simulation environment benchmarks processors to determine processor performance. A benchmark program is instrumented with a microarchitecture instruction. A first clock cycle indicative of a processor before executing the benchmark program is captured. The benchmark program is executed and a processor return related to the microarchitecture instruction is intercepted. In response to the processor return, a second clock cycle indicative of the processor after executing the benchmark program is captured. The simulation environment determines the performance of the processor from the first clock cycle and the second clock cycle.
    Type: Grant
    Filed: January 21, 2015
    Date of Patent: October 8, 2019
    Assignee: International Business Machines Corporation
    Inventors: Sascha Eckmann, Thomas Gardelegen, Wolfgang Gellerich, Bodo Hoppe
  • Patent number: 10430311
    Abstract: A simulation environment benchmarks processors to determine processor performance. A benchmark program is instrumented with a microarchitecture instruction. A first clock cycle indicative of a processor before executing the benchmark program is captured. The benchmark program is executed and a processor return related to the microarchitecture instruction is intercepted. In response to the processor return, a second clock cycle indicative of the processor after executing the benchmark program is captured. The simulation environment determines the performance of the processor from the first clock cycle and the second clock cycle.
    Type: Grant
    Filed: October 22, 2015
    Date of Patent: October 1, 2019
    Assignee: International Business Machines Corporation
    Inventors: Sascha Eckmann, Thomas Gardelegen, Wolfgang Gellerich, Bodo Hoppe
  • Patent number: 10360322
    Abstract: One or more processors receive a breakpoint. The breakpoint is paired with a resume point. One or more processors execute a set of machine instructions on a virtual processor model. One or more processors halt execution of the set of machine instructions on the virtual processor model at the breakpoint. One or more processors execute a fragment of a program instruction on a physical processor. The fragment is logically equivalent to the set of machine instructions between the breakpoint and the resume point. One or more processors load a processed result into the virtual processor model. The processed result results from executing the fragment on the physical processor. One or more processors resume the execution of the set of machine instructions on the virtual processor model at the resume point.
    Type: Grant
    Filed: June 21, 2016
    Date of Patent: July 23, 2019
    Assignee: International Business Machines Corporation
    Inventors: Sascha Eckmann, Thomas Gardelegen, Wolfgang Gellerich
  • Publication number: 20170154136
    Abstract: One or more processors receive a breakpoint. The breakpoint is paired with a resume point. One or more processors execute a set of machine instructions on a virtual processor model. One or more processors halt execution of the set of machine instructions on the virtual processor model at the breakpoint. One or more processors execute a fragment of a program instruction on a physical processor. The fragment is logically equivalent to the set of machine instructions between the breakpoint and the resume point. One or more processors load a processed result into the virtual processor model. The processed result results from executing the fragment on the physical processor. One or more processors resume the execution of the set of machine instructions on the virtual processor model at the resume point.
    Type: Application
    Filed: June 21, 2016
    Publication date: June 1, 2017
    Inventors: Sascha Eckmann, Thomas Gardelegen, Wolfgang Gellerich
  • Publication number: 20170154134
    Abstract: One or more processors receive a breakpoint. The breakpoint is paired with a resume point. One or more processors execute a set of machine instructions on a virtual processor model. One or more processors halt execution of the set of machine instructions on the virtual processor model at the breakpoint. One or more processors execute a fragment of a program instruction on a physical processor. The fragment is logically equivalent to the set of machine instructions between the breakpoint and the resume point. One or more processors load a processed result into the virtual processor model. The processed result results from executing the fragment on the physical processor. One or more processors resume the execution of the set of machine instructions on the virtual processor model at the resume point.
    Type: Application
    Filed: December 1, 2015
    Publication date: June 1, 2017
    Inventors: Sascha Eckmann, Thomas Gardelegen, Wolfgang Gellerich
  • Publication number: 20160210214
    Abstract: A simulation environment benchmarks processors to determine processor performance. A benchmark program is instrumented with a microarchitecture instruction. A first clock cycle indicative of a processor before executing the benchmark program is captured. The benchmark program is executed and a processor return related to the microarchitecture instruction is intercepted. In response to the processor return, a second clock cycle indicative of the processor after executing the benchmark program is captured. The simulation environment determines the performance of the processor from the first clock cycle and the second clock cycle.
    Type: Application
    Filed: October 22, 2015
    Publication date: July 21, 2016
    Inventors: Sascha Eckmann, Thomas Gardelegen, Wolfgang Gellerich, Bodo Hoppe
  • Publication number: 20160210213
    Abstract: A simulation environment benchmarks processors to determine processor performance. A benchmark program is instrumented with a microarchitecture instruction. A first clock cycle indicative of a processor before executing the benchmark program is captured. The benchmark program is executed and a processor return related to the microarchitecture instruction is intercepted. In response to the processor return, a second clock cycle indicative of the processor after executing the benchmark program is captured. The simulation environment determines the performance of the processor from the first clock cycle and the second clock cycle.
    Type: Application
    Filed: January 21, 2015
    Publication date: July 21, 2016
    Inventors: Sascha Eckmann, Thomas Gardelegen, Wolfgang Gellerich, Bodo Hoppe