Patents by Inventor Satoru Yamagata
Satoru Yamagata has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240065600Abstract: An emotion estimating device, an emotion estimating system, and an emotion estimating method capable of estimating an emotion of a subject based on information obtained from daily activities can be provided. An emotion estimating device includes an interface that receives input of walking data of a subject measured by a measurement device and emotion data obtained by quantifying the emotion of the subject, a storage that stores the walking data and the emotion data, and an computer that obtains corresponding data in which a plurality of walking parameters included in the walking data stored in the storage are associated with the emotion data. When the interface newly receives the input of the walking data, the computer estimates the emotion of the subject from the plurality of walking parameters included in the newly received walking data, and outputs information indicating the estimated emotion of the subject.Type: ApplicationFiled: August 28, 2023Publication date: February 29, 2024Applicant: ASICS CORPORATIONInventors: Toshiaki OKAMOTO, Ken KUSANO, Shunsuke YAMAGATA, Masaru ICHIKAWA, Satoru ABE
-
Patent number: 7560775Abstract: In a transistor of the invention, at a boundary between gate oxide 112 formed on a silicon substrate 101 of a device formation region 10 and a device isolation film 110 adjoining the gate oxide 112, a thickness D? of the gate electrode 114 is set larger than a uniform thickness D of the gate electrode 114 on the gate oxide 112. A height difference A between a surface of the gate oxide 112 and a surface of the device isolation film 110, a width B of a step portion 110b of the device isolation film, and the thickness D of the gate electrode 114 in its uniform-thickness portion satisfy relationships that D>B and A/D+(1?(B/D)2)0.5>1. By ion implantation via the gate electrode 114 and the gate oxide 112, an impurity is added into a surface portion of the silicon substrate 101 at an end portion 11 of the device formation region, the impurity having concentrations higher than in the surface portion of the silicon substrate 101 in the electrode uniform portion 12 of the device formation region.Type: GrantFiled: July 3, 2006Date of Patent: July 14, 2009Assignee: Sharp Kabushiki KaishaInventors: Yoshiji Takamura, Noboru Takeuchi, Satoru Yamagata
-
Patent number: 7542326Abstract: A semiconductor memory device comprises an array of memory cells each comprising a variable resistance element and a cell access transistor, and a voltage supplying means for applying the first voltage between the bit and source lines connected to the selected memory cell, the third voltage to the word line to apply the first write voltage between the two ports of the variable resistance element for shifting the resistance from the first state to the second state, and the second voltage opposite in polarity to the first voltage between the bit and source lines, the third voltage to the word line to apply the second write voltage opposite in polarity to and different in the absolute value from the first write voltage between the two ports for shifting the resistance from the second state to the first state, the voltage supplying means comprising an n-channel MOSFET and a p-channel MOSFET.Type: GrantFiled: August 13, 2007Date of Patent: June 2, 2009Assignee: Sharp Kabushiki KaishaInventors: Satoshi Yoshimura, Shinichi Sato, Satoru Yamagata, Shinji Horii
-
Patent number: 7511986Abstract: The possibility of the loss of information stored in a memory cell which is caused by repeating the reading action on the same memory cell comprising a variable resistance element and a select transistor can significantly be reduced. A voltage applying circuit for selecting one or more of the memory cells from a memory cell array and applying voltages to the word lines, bit lines, and source lines for programming, erasing, and reading information applies a voltage between the bit line and the source line connected to the selected memory cell so that the voltage applied between the two ports of the variable resistance element in the selected memory cell during the reading action is equal in the polarity to one of the voltages applied between the two ports of the variable resistance element for the programming action and the erasing action respectively whichever is greater in the absolute value.Type: GrantFiled: July 17, 2007Date of Patent: March 31, 2009Assignee: Sharp Kabushiki KaishaInventors: Shinji Horii, Satoru Yamagata
-
Patent number: 7511985Abstract: A semiconductor memory device comprises a array of memory cells arranged in a matrix, each memory cell connected to one end of a variable resistor element where the electric resistance is shifted from the first state to the second state by applying the first writing voltage and from the second state to the first state by applying the second writing voltage, and the source or drain of the selecting transistor. The second writing time for the second writing action of shifting the electric resistance of the variable resistor element from the second state to the first state is longer than the first writing time of shifting the same reversely. The second number of the memory cells subjected to the second writing action at once is greater than the first memory cell number subjected to the first writing action at once, and at least the second number is two or more.Type: GrantFiled: April 17, 2007Date of Patent: March 31, 2009Assignee: Sharp Kabushiki KaishaInventors: Shinji Horii, Shinichi Sato, Satoru Yamagata
-
Publication number: 20080049487Abstract: A semiconductor memory device comprises an array of memory cells each comprising a variable resistance element and a cell access transistor, and a voltage supplying means for applying the first voltage between the bit and source lines connected to the selected memory cell, the third voltage to the word line to apply the first write voltage between the two ports of the variable resistance element for shifting the resistance from the first state to the second state, and the second voltage opposite in polarity to the first voltage between the bit and source lines, the third voltage to the word line to apply the second write voltage opposite in polarity to and different in the absolute value from the first write voltage between the two ports for shifting the resistance from the second state to the first state, the voltage supplying means comprising an n-channel MOSFET and a p-channel MOSFET.Type: ApplicationFiled: August 13, 2007Publication date: February 28, 2008Applicant: SHARP KABUSHIKI KAISHAInventors: Satoshi Yoshimura, Shinichi Sato, Satoru Yamagata, Shinji Horii
-
Publication number: 20080025070Abstract: The possibility of the loss of information stored in a memory cell which is caused by repeating the reading action on the same memory cell comprising a variable resistance element and a select transistor can significantly be reduced. A voltage applying circuit for selecting one or more of the memory cells from a memory cell array and applying voltages to the word lines, bit lines, and source lines for programming, erasing, and reading information applies a voltage between the bit line and the source line connected to the selected memory cell so that the voltage applied between the two ports of the variable resistance element in the selected memory cell during the reading action is equal in the polarity to one of the voltages applied between the two ports of the variable resistance element for the programming action and the erasing action respectively whichever is greater in the absolute value.Type: ApplicationFiled: July 17, 2007Publication date: January 31, 2008Applicant: SHARP KABUSHIKI KAISHAInventors: Shinji Horii, Satoru Yamagata
-
Publication number: 20070285972Abstract: A semiconductor memory device comprises a array of memory cells arranged in a matrix, each memory cell connected to one end of a variable resistor element where the electric resistance is shifted from the first state to the second state by applying the first writing voltage and from the second state to the first state by applying the second writing voltage, and the source or drain of the selecting transistor. The second writing time for the second writing action of shifting the electric resistance of the variable resistor element from the second state to the first state is longer than the first writing time of shifting the same reversely. The second number of the memory cells subjected to the second writing action at once is greater than the first memory cell number subjected to the first writing action at once, and at least the second number is two or more.Type: ApplicationFiled: April 17, 2007Publication date: December 13, 2007Applicant: SHARP KABUSHIKI KAISHAInventors: Shinji Horii, Shinichi Sato, Satoru Yamagata
-
Patent number: 7276407Abstract: A method for fabricating a semiconductor device including on a single semiconductor substrate, a first MOS transistor having a first gate insulating film of a predetermined thickness, and second and third MOS transistors sharing a second gate insulating film smaller in thickness than the first gate insulating film, the third MOS transistor being lower in threshold voltage than the second MOS transistor, the method includes the steps of: adjusting the threshold voltages of the first and third MOS transistors by first ion-implantation; and adjusting the threshold voltage of the second MOS transistor by second ion-implantation, the second ion-implantation being performed under implantation conditions different from those of the first ion-implantation.Type: GrantFiled: September 16, 2005Date of Patent: October 2, 2007Assignee: Sharp Kabushiki KaishaInventors: Satoru Yamagata, Masayuki Hirata, Shinichi Sato
-
Publication number: 20070023792Abstract: In a transistor of the invention, at a boundary between gate oxide 112 formed on a silicon substrate 101 of a device formation region 10 and a device isolation film 110 adjoining the gate oxide 112, a thickness D? of the gate electrode 114 is set larger than a uniform thickness D of the gate electrode 114 on the gate oxide 112. A height difference A between a surface of the gate oxide 112 and a surface of the device isolation film 110, a width B of a step portion 110b of the device isolation film, and the thickness D of the gate electrode 114 in its uniform-thickness portion satisfy relationships that D>B and A/D+(1?(B/D)2 )0.5>1. By ion implantation via the gate electrode 114 and the gate oxide 112, an impurity is added into a surface portion of the silicon substrate 101 at an end portion 11 of the device formation region, the impurity having concentrations higher than in the surface portion of the silicon substrate 101 in the electrode uniform portion 12 of the device formation region.Type: ApplicationFiled: July 3, 2006Publication date: February 1, 2007Applicant: SHARP KABUSHIKI KAISHAInventors: Yoshiji Takamura, Noboru Takeuchi, Satoru Yamagata
-
Publication number: 20060063316Abstract: A method for fabricating a semiconductor device including on a single semiconductor substrate, a first MOS transistor having a first gate insulating film of a predetermined thickness, and second and third MOS transistors sharing a second gate insulating film smaller in thickness than the first gate insulating film, the third MOS transistor being lower in threshold voltage than the second MOS transistor, the method includes the steps of: adjusting the threshold voltages of the first and third MOS transistors by first ion-implantation; and adjusting the threshold voltage of the second MOS transistor by second ion-implantation, the second ion-implantation being performed under implantation conditions different from those of the first ion-implantation.Type: ApplicationFiled: September 16, 2005Publication date: March 23, 2006Inventors: Satoru Yamagata, Masayuki Hirata, Shinichi Sato
-
Publication number: 20050141276Abstract: A semiconductor memory device including: a semiconductor substrate; a plurality of memory cells arranged in a matrix having columns and rows on the semiconductor substrate and each including a source, a drain and a control gate; a plurality of insulative device isolation layers positioned in a surface portion of the substrate as extending in a column direction for isolating the memory cells arranged in each row of the matrix; a plurality of word lines positioned on the substrate as extending in a row direction and each constituted by the control gates of the memory cells of the each row which are connected in series; the source and the drain of each of the memory cells of the each row being positioned in the surface portion of the substrate on opposite sides of a corresponding one of the word lines between an adjacent pair of insulative device isolation layers; and a common source line positioned on the substrate between an adjacent pair of word lines with the intervention of side wall films positioned on sidType: ApplicationFiled: December 23, 2004Publication date: June 30, 2005Applicant: SHARP KABUSHIKI KAISHAInventors: Noboru Takeuchi, Satoru Yamagata, Shinichi Sato
-
Publication number: 20040183120Abstract: In a method for manufacturing a memory cell of a nonvolatile semiconductor memory, a floating gate, first insulating film and control gate are successively stacked on a tunnel oxide film formed on a substrate of the nonvolatile semiconductor memory. The control gate, the first insulating film and the floating gate are patterned in stripes. Subsequently, a damaged portion of the tunnel oxide film immediately below a sidewall of the floating gate is removed by isotropic etching. A second insulating film is deposited to cover the control gate, sidewalls of the first insulating film, the floating gate and the tunnel oxide film. Thereby, a variation in threshold voltages between memory cells is suppressed.Type: ApplicationFiled: April 1, 2004Publication date: September 23, 2004Applicant: Sharp Kabushiki KaishaInventors: Satoru Yamagata, Masanori Yoshimi
-
Patent number: 6737344Abstract: In a method for manufacturing a memory cell of a nonvolatile semiconductor memory, a floating gate, first insulating film and control gate are successively stacked on a tunnel oxide film formed on a substrate of the nonvolatile semiconductor memory. The control gate, the first insulating film and the floating gate are patterned in stripes. Subsequently, a damaged portion of the tunnel oxide film immediately below a sidewall of the floating gate is removed by isotropic etching. A second insulating film is deposited to cover the control gate, sidewalls of the first insulating film, the floating gate and the tunnel oxide film. Thereby, a variation in threshold voltages between memory cells is suppressed.Type: GrantFiled: November 27, 2001Date of Patent: May 18, 2004Assignee: Sharp Kabushiki KaishaInventors: Satoru Yamagata, Masanori Yoshimi
-
Publication number: 20020094638Abstract: In a method for manufacturing a memory cell of a nonvolatile semiconductor memory, a floating gate, first insulating film and control gate are successively stacked on a tunnel oxide film formed on a substrate of the nonvolatile semiconductor memory. The control gate, the first insulating film and the floating gate are patterned in stripes. Subsequently, a damaged portion of the tunnel oxide film immediately below a sidewall of the floating gate is removed by isotropic etching. A second insulating film is deposited to cover the control gate, sidewalls of the first insulating film, the floating gate and the tunnel oxide film. Thereby, a variation in threshold voltages between memory cells is suppressed.Type: ApplicationFiled: November 27, 2001Publication date: July 18, 2002Inventors: Satoru Yamagata, Masanori Yoshimi
-
Patent number: 5858851Abstract: A titanium film and a titanium nitride film are sequentially formed on a polysilicon plug. Next, the titanium nitride film is oxidized to form an oxidized titanium nitride film. Thereafter, a lower electrode and a PZT film are formed. A diffusion barrier layer is prepared from the oxidized titanium nitride film and is oxidized before the lower electrode is formed. As a result, unlike in prior art, the diffusion barrier layer is not oxidized after the lower electrode is formed. Peel-off between the diffusion barrier layer and the lower electrode due to the oxidation is thus prevented.Type: GrantFiled: September 30, 1996Date of Patent: January 12, 1999Assignee: Sharp Kabushiki KaishaInventors: Satoru Yamagata, Shigeo Onishi, Jun Kudo