Patents by Inventor Satoshi Arayashiki
Satoshi Arayashiki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10020779Abstract: Improvement in linearity is achieved at low costs in a power amplifier module employing an envelope tracking system. The power amplifier module includes a first power amplifier circuit that amplifies a radio frequency signal and that outputs a first amplified signal, a second power amplifier circuit that amplifies the first amplified signal on the basis of a source voltage varying depending on amplitude of the radio frequency signal and that outputs a second amplified signal, and a matching circuit that includes first and second capacitors connected in series between the first and second power amplifier circuit and an inductor connected between a node between the first and second capacitors and a ground and that decreases a gain of the first power amplifier circuit as the source voltage of the second power amplifier circuit increases.Type: GrantFiled: August 30, 2016Date of Patent: July 10, 2018Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Kiichiro Takenaka, Masahiro Ito, Masakazu Hori, Mitsuo Ariie, Hayato Nakamura, Satoshi Arayashiki, Hidetoshi Matsumoto, Tsuyoshi Sato, Satoshi Tanaka
-
Patent number: 9948331Abstract: A transmission circuit includes a transmission signal generation unit, a control unit, and a transmission signal amplification unit. The transmission signal generation unit generates a transmission signal that has been modulated. The transmission signal amplification unit includes a power amplifier that amplifies the transmission signal. The control unit determines a supply voltage signal having an amplitude characteristic of a period identical to that of an envelope of the transmission signal and supplies the supply voltage signal to the power amplifier. The control unit determines an output timing of the supply voltage signal such that a phase difference between a phase of the envelope of the transmission signal and a phase of the supply voltage signal does not become zero.Type: GrantFiled: December 1, 2016Date of Patent: April 17, 2018Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Hidenori Obiya, Shinya Hitomi, Kiichiro Takenaka, Masahiro Ito, Satoshi Arayashiki
-
Publication number: 20170359038Abstract: A power amplifier circuit includes first and second transistors and a first voltage output circuit. A radio frequency signal is input into a base of the first transistor. The first voltage output circuit outputs a first voltage in accordance with a power supply voltage. The first voltage is supplied to a base or a gate of the second transistor. An emitter or a source of the second transistor is connected to a collector of the first transistor. A first amplified signal generated by amplifying the radio frequency signal is output from a collector or a drain of the second transistor.Type: ApplicationFiled: May 22, 2017Publication date: December 14, 2017Inventors: Satoshi TANAKA, Kazuo WATANABE, Takayuki TSUTSUI, Masao KONDO, Satoshi ARAYASHIKI, Fumio HARIMA, Masatoshi HASE
-
Publication number: 20170214375Abstract: Provided is a power amplification module that includes: a first transistor, a first signal being inputted to a base thereof; a second transistor, the first signal being inputted to a base thereof and a collector thereof being connected to a collector of the first transistor; a first resistor, a first bias current being supplied to one end thereof and another end thereof being connected to the base of the first transistor; a second resistor, one end thereof being connected to the one end of the first resistor and another end thereof being connected to the base of the second transistor; and a third resistor, a second bias current being supplied to one end thereof and another end thereof being connected to the base of the second transistor.Type: ApplicationFiled: April 7, 2017Publication date: July 27, 2017Inventors: Satoshi Arayashiki, Satoshi Goto
-
Patent number: 9654075Abstract: Provided is a power amplification module that includes: a first transistor, a first signal being inputted to a base thereof; a second transistor, the first signal being inputted to a base thereof and a collector thereof being connected to a collector of the first transistor; a first resistor, a first bias current being supplied to one end thereof and another end thereof being connected to the base of the first transistor; a second resistor, one end thereof being connected to the one end of the first resistor and another end thereof being connected to the base of the second transistor; and a third resistor, a second bias current being supplied to one end thereof and another end thereof being connected to the base of the second transistor.Type: GrantFiled: April 6, 2016Date of Patent: May 16, 2017Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Satoshi Arayashiki, Satoshi Goto
-
Publication number: 20170085279Abstract: A transmission circuit includes a transmission signal generation unit, a control unit, and a transmission signal amplification unit. The transmission signal generation unit generates a transmission signal that has been modulated. The transmission signal amplification unit includes a power amplifier that amplifies the transmission signal. The control unit determines a supply voltage signal having an amplitude characteristic of a period identical to that of an envelope of the transmission signal and supplies the supply voltage signal to the power amplifier. The control unit determines an output timing of the supply voltage signal such that a phase difference between a phase of the envelope of the transmission signal and a phase of the supply voltage signal does not become zero.Type: ApplicationFiled: December 1, 2016Publication date: March 23, 2017Inventors: Hidenori OBIYA, Shinya HITOMI, Kiichiro TAKENAKA, Masahiro ITO, Satoshi ARAYASHIKI
-
Patent number: 9577580Abstract: Improvement in linearity is achieved at low costs in a power amplifier module employing an envelope tracking system. The power amplifier module includes a first power amplifier circuit that amplifies a radio frequency signal and that outputs a first amplified signal, a second power amplifier circuit that amplifies the first amplified signal on the basis of a source voltage varying depending on amplitude of the radio frequency signal and that outputs a second amplified signal, and a matching circuit that includes first and second capacitors connected in series between the first and second power amplifier circuit and an inductor connected between a node between the first and second capacitors and a ground and that decreases a gain of the first power amplifier circuit as the source voltage of the second power amplifier circuit increases.Type: GrantFiled: August 30, 2016Date of Patent: February 21, 2017Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Kiichiro Takenaka, Masahiro Ito, Masakazu Hori, Mitsuo Ariie, Hayato Nakamura, Satoshi Arayashiki, Hidetoshi Matsumoto, Tsuyoshi Sato, Satoshi Tanaka
-
Publication number: 20170047894Abstract: Improvement in linearity is achieved at low costs in a power amplifier module employing an envelope tracking system. The power amplifier module includes a first power amplifier circuit that amplifies a radio frequency signal and that outputs a first amplified signal, a second power amplifier circuit that amplifies the first amplified signal on the basis of a source voltage varying depending on amplitude of the radio frequency signal and that outputs a second amplified signal, and a matching circuit that includes first and second capacitors connected in series between the first and second power amplifier circuit and an inductor connected between a node between the first and second capacitors and a ground and that decreases a gain of the first power amplifier circuit as the source voltage of the second power amplifier circuit increases.Type: ApplicationFiled: August 30, 2016Publication date: February 16, 2017Inventors: Kiichiro Takenaka, Masahiro Ito, Masakazu Hori, Mitsuo Ariie, Hayato Nakamura, Satoshi Arayashiki, Hidetoshi Matsumoto, Tsuyoshi Sato, Satoshi Tanaka
-
Publication number: 20160373069Abstract: Improvement in linearity is achieved at low costs in a power amplifier module employing an envelope tracking system. The power amplifier module includes a first power amplifier circuit that amplifies a radio frequency signal and that outputs a first amplified signal, a second power amplifier circuit that amplifies the first amplified signal on the basis of a source voltage varying depending on amplitude of the radio frequency signal and that outputs a second amplified signal, and a matching circuit that includes first and second capacitors connected in series between the first and second power amplifier circuit and an inductor connected between a node between the first and second capacitors and a ground and that decreases a gain of the first power amplifier circuit as the source voltage of the second power amplifier circuit increases.Type: ApplicationFiled: August 30, 2016Publication date: December 22, 2016Inventors: Kiichiro Takenaka, Masahiro Ito, Masakazu Hori, Mitsuo Ariie, Hayato Nakamura, Satoshi Arayashiki, Hidetoshi Matsumoto, Tsuyoshi Sato, Satoshi Tanaka
-
Publication number: 20160315594Abstract: Provided is a power amplification module that includes: a first transistor, a first signal being inputted to a base thereof; a second transistor, the first signal being inputted to a base thereof and a collector thereof being connected to a collector of the first transistor; a first resistor, a first bias current being supplied to one end thereof and another end thereof being connected to the base of the first transistor; a second resistor, one end thereof being connected to the one end of the first resistor and another end thereof being connected to the base of the second transistor; and a third resistor, a second bias current being supplied to one end thereof and another end thereof being connected to the base of the second transistor.Type: ApplicationFiled: April 6, 2016Publication date: October 27, 2016Inventors: Satoshi Arayashiki, Satoshi Goto
-
Patent number: 9461602Abstract: Improvement in linearity is achieved at low costs in a power amplifier module employing an envelope tracking system. The power amplifier module includes a first power amplifier circuit that amplifies a radio frequency signal and that outputs a first amplified signal, a second power amplifier circuit that amplifies the first amplified signal on the basis of a source voltage varying depending on amplitude of the radio frequency signal and that outputs a second amplified signal, and a matching circuit that includes first and second capacitors connected in series between the first and second power amplifier circuit and an inductor connected between a node between the first and second capacitors and a ground and that decreases a gain of the first power amplifier circuit as the source voltage of the second power amplifier circuit increases.Type: GrantFiled: July 10, 2014Date of Patent: October 4, 2016Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Kiichiro Takenaka, Masahiro Ito, Masakazu Hori, Mitsuo Ariie, Hayato Nakamura, Satoshi Arayashiki, Hidetoshi Matsumoto, Tsuyoshi Sato, Satoshi Tanaka
-
Publication number: 20150035607Abstract: Improvement in linearity is achieved at low costs in a power amplifier module employing an envelope tracking system. The power amplifier module includes a first power amplifier circuit that amplifies a radio frequency signal and that outputs a first amplified signal, a second power amplifier circuit that amplifies the first amplified signal on the basis of a source voltage varying depending on amplitude of the radio frequency signal and that outputs a second amplified signal, and a matching circuit that includes first and second capacitors connected in series between the first and second power amplifier circuit and an inductor connected between a node between the first and second capacitors and a ground and that decreases a gain of the first power amplifier circuit as the source voltage of the second power amplifier circuit increases.Type: ApplicationFiled: July 10, 2014Publication date: February 5, 2015Inventors: Kiichiro Takenaka, Masahiro Ito, Masakazu Hori, Mitsuo Ariie, Hayato Nakamura, Satoshi Arayashiki, Hidetoshi Matsumoto, Tsuyoshi Sato, Satoshi Tanaka
-
Patent number: 8238839Abstract: Variable operating currents are generated in relation to input signal power and output signal power and achieving both low noise and low power consumption. Emitter follower circuits are attached to output terminals of a frequency divider for generating a local signal. By adjusting the currents flowing through the emitter follower circuits, the amounts of currents flowing into mixers is adjusted. When the amounts of currents of local signals flowing into the mixers increases, the effect of noise suppression is expected. The amounts of the currents flowing through the emitter follower circuits is changed depending on the amplification factor of variable amplifiers.Type: GrantFiled: March 26, 2010Date of Patent: August 7, 2012Assignee: Renesas Electronics CorporationInventors: Norio Hayashi, Satoshi Arayashiki, Takeshi Uchitomi, Tomomitsu Kitamura
-
Publication number: 20100297956Abstract: The invention provides a control method for generating variable operating currents in relation to input signal power and output signal power and achieving both low noise and low power consumption. Emitter follower circuits are attached to output terminals of a frequency divider for generating a local signal. By adjusting the currents flowing through the emitter follower circuits, the amount of currents flowing into mixers is adjusted. When the amount of currents of local signals flowing into the mixers increases, the effect of noise suppression is expected. The amount of the currents flowing through the emitter follower circuits is changed depending on the amplification factor of variable amplifiers.Type: ApplicationFiled: March 26, 2010Publication date: November 25, 2010Applicant: RENESAS TECHNOLOGY CORP.Inventors: Norio HAYASHI, Satoshi ARAYASHIKI, Takeshi UCHITOMI, Tomomitsu KITAMURA
-
Patent number: 7450921Abstract: The invention provides a communication semiconductor integrated circuit (RF IC) that, when a transmission oscillator is incorporated into a semiconductor chip, secures the oscillation operation over a wide frequency range, prevents a deterioration of a transmission spectrum, and thereby enhances the accuracy of an oscillation frequency. The integrated circuit corrects a dispersion of the KV characteristic of the transmission oscillator by calibrating a current Icp of the charge pump inside the phase control loop. More in concrete, the integrated circuit measures a KV value Kv of the transmission oscillator, and calibrates the current Icp of the charge pump so that Kv·Icp falls into a predetermined value.Type: GrantFiled: January 11, 2007Date of Patent: November 11, 2008Assignee: Renesas Technology Corp.Inventors: Satoshi Arayashiki, Hirotaka Oosawa, Noriyuki Kurakami, Akira Okasaka, Yasuyuki Kimura, Toshiya Uozumi, Hirokazu Miyagawa, Satoshi Tanaka
-
Publication number: 20080012650Abstract: In a PLL circuit including an oscillator, a phase comparator, a charge pump circuit, and a loop filter, without providing a plurality of capacitative elements, that is, without increasing the occupied area so much, the characteristics of the PLL circuit can be adjusted according to manufacture variations in a resistive element and a capacitative element, and a loop filter can be formed on a chip. A resistive element and a capacitative element of a loop filter are formed on a semiconductor chip. As the resistive element, a plurality of elements having different resistance values are provided and switched by a switch, thereby enabling the resistance value to be adjusted. Current in a charge pump circuit is also made adjustable, and the current of the charge pump circuit is adjusted according to switching among the resistance values of the resistive elements.Type: ApplicationFiled: September 5, 2007Publication date: January 17, 2008Inventors: Jiro Shinbo, Satoshi Arayashiki, Hirotaka Oosawa, Toshiya Uozumi, Satoru Yamamoto
-
Publication number: 20080012649Abstract: In a PLL circuit including an oscillator, a phase comparator, a charge pump circuit, and a loop filter, without providing a plurality of capacitative elements, that is, without increasing the occupied area so much, the characteristics of the PLL circuit can be adjusted according to manufacture variations in a resistive element and a capacitative element, and a loop filter can be formed on a chip. A resistive element and a capacitative element of a loop filter are formed on a semiconductor chip. As the resistive element, a plurality of elements having different resistance values are provided and switched by a switch, thereby enabling the resistance value to be adjusted. Current in a charge pump circuit is also made adjustable, and the current of the charge pump circuit is adjusted according to switching among the resistance values of the resistive elements.Type: ApplicationFiled: September 5, 2007Publication date: January 17, 2008Inventors: Jiro Shinbo, Satoshi Arayashiki, Hirotaka Oosawa, Toshiya Uozumi, Satoru Yamamoto
-
Patent number: 7279991Abstract: In a PLL circuit including an oscillator, a phase comparator, a charge pump circuit, and a loop filter, without providing a plurality of capacitative elements, that is, without increasing the occupied area so much, the characteristics of the PLL circuit can be adjusted according to manufacture variations in a resistive element and a capacitative element, and a loop filter can be formed on a chip. A resistive element and a capacitative element of a loop filter are formed on a semiconductor chip. As the resistive element, a plurality of elements having different resistance values are provided and switched by a switch, thereby enabling the resistance value to be adjusted. Current in a charge pump circuit is also made adjustable, and the current of the charge pump circuit is adjusted according to switching among the resistance values of the resistive elements.Type: GrantFiled: July 12, 2005Date of Patent: October 9, 2007Assignee: Renesas Technology Corp.Inventors: Jiro Shinbo, Satoshi Arayashiki, Hirotaka Oosawa, Toshiya Uozumi, Satoru Yamamoto
-
Publication number: 20070111675Abstract: The invention provides a communication semiconductor integrated circuit (RF IC) that, when a transmission oscillator is incorporated into a semiconductor chip, secures the oscillation operation over a wide frequency range, prevents a deterioration of a transmission spectrum, and thereby enhances the accuracy of an oscillation frequency. The integrated circuit corrects a dispersion of the KV characteristic of the transmission oscillator by calibrating a current Icp of the charge pump inside the phase control loop. More in concrete, the integrated circuit measures a KV value Kv of the transmission oscillator, and calibrates the current Icp of the charge pump so that Kv·Icp falls into a predetermined value.Type: ApplicationFiled: January 11, 2007Publication date: May 17, 2007Inventors: Satoshi Arayashiki, Hirotaka Oosawa, Noriyuki Kurakami, Akira Okasaka, Yasuyuki Kimura, Toshiya Uozumi, Hirokazu Miyagawa, Satoshi Tanaka
-
Patent number: 7187911Abstract: The invention provides a communication semiconductor integrated circuit (RF IC) that, when a transmission oscillator is incorporated into a semiconductor chip, secures the oscillation operation over a wide frequency range, prevents a deterioration of a transmission spectrum, and thereby enhances the accuracy of an oscillation frequency. The integrated circuit corrects a dispersion of the KV characteristic of the transmission oscillator by calibrating a current Icp of the charge pump inside the phase control loop. More in concrete, the integrated circuit measures a KV value Kv of the transmission oscillator, and calibrates the current Icp of the charge pump so that Kv·Icp falls into a predetermined value.Type: GrantFiled: June 8, 2004Date of Patent: March 6, 2007Assignee: Renesas Technology Corp.Inventors: Satoshi Arayashiki, Hirotaka Oosawa, Noriyuki Kurakami, Akira Okasaka, Yasuyuki Kimura, Toshiya Uozumi, Hirokazu Miyagawa, Satoshi Tanaka