Patents by Inventor Satoshi Kuboyama
Satoshi Kuboyama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11115008Abstract: Provided are a latch circuit and a flip-flop circuit each having more excellent tolerance to single event upset (SEU). The single event upset (SEU)-tolerant latch circuit of the present invention is configured such that three transistors for redundancy are added to each of eight transistors constituting a conventional DICE latch circuit, at respective positions consisting of a serial position, a parallel position and a parallel-serial position so as to form a four-transistor circuit in which a serially duplicated circuit is duplicated in parallel, and each of a first data input part and a second data input part is also made dually redundant.Type: GrantFiled: May 16, 2018Date of Patent: September 7, 2021Assignees: Japan Aerospace Exploration Agency, High-Reliability Engineering & Components CorporationInventors: Akifumi Maru, Satoshi Kuboyama, Tsukasa Ebihara, Akiko Makihara
-
Publication number: 20210194470Abstract: Provided are a latch circuit and a flip-flop circuit each having more excellent tolerance to single event upset (SEU). The single event upset (SEU)-tolerant latch circuit of the present invention is configured such that three transistors for redundancy are added to each of eight transistors constituting a conventional DICE latch circuit, at respective positions consisting of a serial position, a parallel position and a parallel-serial position so as to form a four-transistor circuit in which a serially duplicated circuit is duplicated in parallel, and each of a first data input part and a second data input part is also made dually redundant.Type: ApplicationFiled: May 16, 2018Publication date: June 24, 2021Inventors: Akifumi MARU, Satoshi KUBOYAMA, Tsukasa EBIHARA, Akiko MAKIHARA
-
Patent number: 10564324Abstract: The present invention aims to provide an optical layered body that has excellent interlayer adhesiveness, particularly even in outdoor use, and also has highly excellent anti-blocking properties. The present invention relates to an optical layered body including: a substrate film; a hard coat layer containing silica fine particles on at least one surface of the substrate film; and a dry film layer on a surface of the hard coat layer opposite to the substrate film side surface of the hard coat layer, wherein the silica fine particles are exposed on the dry film layer side surface of the hard coat layer; the dry film layer is directly formed on the surface of the hard coat layer on which the silica fine particles are exposed; the hard coat layer before the formation of the dry film layer has projections and depressions on the surface on which the dry film layer is to be formed; the hard coat layer has an average silica fine particle abundance in ten 0.2 ?m×0.Type: GrantFiled: July 10, 2017Date of Patent: February 18, 2020Assignees: Dai Nippon Printing Co., Ltd., DEXERIALS CorporationInventors: Tomoyuki Horio, Masataka Nakashima, Hiroshi Nakamura, Takahisa Nomura, Seiji Shinohara, Kiyotaka Matsui, Kentaro Oshima, Satoshi Kuboyama, Yukihiro Ono
-
Publication number: 20190227195Abstract: The present invention aims to provide an optical layered body that has excellent interlayer adhesiveness, particularly even in outdoor use, and also has highly excellent anti-blocking properties. The present invention relates to an optical layered body including: a substrate film; a hard coat layer containing silica fine particles on at least one surface of the substrate film; and a dry film layer on a surface of the hard coat layer opposite to the substrate film side surface of the hard coat layer, wherein the silica fine particles are exposed on the dry film layer side surface of the hard coat layer; the dry film layer is directly formed on the surface of the hard coat layer on which the silica fine particles are exposed; the hard coat layer before the formation of the dry film layer has projections and depressions on the surface on which the dry film layer is to be formed; the hard coat layer has an average silica fine particle abundance in ten 0.2 ?m×0.Type: ApplicationFiled: July 10, 2017Publication date: July 25, 2019Applicants: Dai Nippon Printing Co., Ltd., Dexerials CorporationInventors: Tomoyuki HORIO, Masataka NAKASHIMA, Hiroshi NAKAMURA, Takahisa NOMURA, Seiji SHINOHARA, Kiyotaka MATSUI, Kentaro OSHIMA, Satoshi KUBOYAMA, Yukihiro ONO
-
Patent number: 10164058Abstract: A semiconductor device with a high radiation tolerance is provided. A semiconductor device comprising a semiconductor substrate, a first body region and a second body region provided on a front surface side of the semiconductor substrate, a neck portion provided between the first body region and the second body region, a first source region formed within the first body region and a second source region formed within the second body region, a first gate electrode provided to face the first body region between the first source region and the neck portion, a second gate electrode provided to face the second body region between the second source region and the neck portion, and an insulating film continuously provided between the first gate electrode and the semiconductor substrate, between the second gate electrode and the semiconductor substrate, and on the front surface side of the neck portion, is provided.Type: GrantFiled: June 27, 2017Date of Patent: December 25, 2018Assignees: FUJI ELECTRIC CO., LTD., Japan Aerospace Exploration AgencyInventors: Shuhei Tatemichi, Shunji Takenoiri, Masanori Inoue, Yuji Kumagai, Satoshi Kuboyama, Eiichi Mizuta
-
Patent number: 9842912Abstract: A semiconductor device with a high radiation tolerance is provided. A semiconductor device comprising a semiconductor substrate, a first body region and a second body region provided on a front surface side of the semiconductor substrate, a neck portion provided between the first body region and the second body region, a first source region formed within the first body region and a second source region formed within the second body region, a first gate electrode provided to face the first body region between the first source region and the neck portion, a second gate electrode provided to face the second body region between the second source region and the neck portion, and an insulating film continuously provided between the first gate electrode and the semiconductor substrate, between the second gate electrode and the semiconductor substrate, and on the front surface side of the neck portion, is provided.Type: GrantFiled: June 10, 2016Date of Patent: December 12, 2017Assignee: FUJI ELECTRIC CO., LTD.Inventors: Shuhei Tatemichi, Shunji Takenoiri, Masanori Inoue, Yuji Kumagai, Satoshi Kuboyama, Eiichi Mizuta
-
Publication number: 20170301764Abstract: A semiconductor device with a high radiation tolerance is provided. A semiconductor device comprising a semiconductor substrate, a first body region and a second body region provided on a front surface side of the semiconductor substrate, a neck portion provided between the first body region and the second body region, a first source region formed within the first body region and a second source region formed within the second body region, a first gate electrode provided to face the first body region between the first source region and the neck portion, a second gate electrode provided to face the second body region between the second source region and the neck portion, and an insulating film continuously provided between the first gate electrode and the semiconductor substrate, between the second gate electrode and the semiconductor substrate, and on the front surface side of the neck portion, is provided.Type: ApplicationFiled: June 27, 2017Publication date: October 19, 2017Inventors: Shuhei TATEMICHI, Shunji TAKENOIRI, Masanori INOUE, Yuji KUMAGAI, Satoshi KUBOYAMA, Eiichi MIZUTA
-
Patent number: 7576583Abstract: Disclosed are a latch circuit and a flip-flop circuit, which are capable of suppressing occurrence of a single-event effect, and, in the event of a single-event transient (SET), elimination adverse effects thereof on the circuit. The latch circuit comprises a dual-port inverter, and a dual-port clocked inverter including no transmission gate to reduce a region of strong electric field to be formed. A delay time is set up in a clock to eliminate adverse effects of the SET, and a leading-edge delayed clock to be entered into one of two storage nodes is generated in such a manner as to delay a transition of the storage node and the entire storage nodes from a latch mode to a through mode while preventing an increase in hold time due to the delay time.Type: GrantFiled: December 12, 2006Date of Patent: August 18, 2009Assignees: Japan Aerospace Exploration Agency, High-Reliability Engineering & Components CorporationInventors: Satoshi Kuboyama, Hiroyuki Shindou, Yoshiya Ilde, Akiko Makihara
-
Patent number: 7504850Abstract: Disclosed is an inverter, a NAND element, a NOR element, a memory element and a data latch circuit which exhibit high tolerance to single event effect (SEE). In an SEE tolerant inverter (3I), each of a p-channel MOS transistor and a n-channel MOS transistor which form an inverter is connected in series with an additional second transistor of the same conductive type as that thereof so as to form a double structure (3P1, 3P2; 3N1, 3N2). Further, a node A between the two p-channel MOS transistors and a node (B) between the two n-channel MOS transistors are connected together through a connection line. Each of an SEE tolerant memory element and an SEE tolerant data latch circuit comprises this SEE tolerant inverter (3I).Type: GrantFiled: August 3, 2006Date of Patent: March 17, 2009Assignees: Japan Aerospace Exploration Agency, High-Reliability Engineering & Components CorporationInventors: Satoshi Kuboyama, Hiroyuki Shindou, Yoshiya Iide, Akiko Makihara
-
Patent number: 7332780Abstract: A dual structure is introduced to the transistor in a flip-flop or a data input step controlled by a clock of a semiconductor logic circuit. The dual structure is formed by connecting a transistor with a MOS transistor having a channel of the same conductivity type in series with respect to the line of a source or drain and connecting their gates to each other, or by connecting an inverter with p-MOS transistors, one for VDD side and one for VSS side of the output step. The dual structure prevents single event phenomenon in a semiconductor logic circuit, such as inverter, SRAM and data latch circuit.Type: GrantFiled: March 4, 2003Date of Patent: February 19, 2008Assignee: Japan Aerospace Exploration AgencyInventors: Sumio Matsuda, Satoshi Kuboyama, Yasushi Deguchi
-
Publication number: 20070132496Abstract: Disclosed are a latch circuit and a flip-flop circuit, which are capable of suppressing occurrence of a single-event effect, and, in the event of a single-event transient (SET), elimination adverse effects thereof on the circuit. The latch circuit comprises a dual-port inverter, and a dual-port clocked inverter including no transmission gate to reduce a region of strong electric field to be formed. A delay time is set up in a clock to eliminate adverse effects of the SET, and a leading-edge delayed clock to be entered into one of two storage nodes is generated in such a manner as to delay a transition of the storage node and the entire storage nodes from a latch mode to a through mode while preventing an increase in hold time due to the delay time.Type: ApplicationFiled: December 12, 2006Publication date: June 14, 2007Inventors: Satoshi Kuboyama, Hiroyuki Shindou, Yoshiya Ilde, Akiko Makihara
-
Publication number: 20070069305Abstract: Disclosed is an inverter, a NAND element, a NOR element, a memory element and a data latch circuit which exhibit high tolerance to single event effect (SEE). In an SEE tolerant inverter (3I), each of a p-channel MOS transistor and a n-channel MOS transistor which form an inverter is connected in series with an additional second transistor of the same conductive type as that thereof so as to form a double structure (3P1, 3P2; 3N1, 3N2). Further, a node A between the two p-channel MOS transistors and a node (B) between the two n-channel MOS transistors are connected together through a connection line. Each of an SEE tolerant memory element and an SEE tolerant data latch circuit comprises this SEE tolerant inverter (3I).Type: ApplicationFiled: August 3, 2006Publication date: March 29, 2007Inventors: Satoshi Kuboyama, Hiroyuki Shindou, Yoshiya Iide, Akiko Makihara
-
Patent number: 6885063Abstract: In a power MOSFET, on an N+ drain layer 21 as a substrate, a second N base layer 3 and a first N? base layer 22 are deposited in the order by epitaxial growth. In a surface portion of the layer 22, there are selectively formed a P base region 23, in a surface portion of which an N+ source region 24 is selectively formed. On a channel region in the P base region 23, a gate electrode 26 is formed with a gate insulator film 25 held between. A source electrode 27 and a drain electrode 28 are formed on the N+ source region 24 and on the back of the substrate, respectively. The layer 3 is made to have a thickness equal to or more than ¼ of that of the first N? base layer 22, and an averaged impurity concentration between 1×1015/cm3 and 3×1017/cm3. The thickness can be alternatively given as equal to or more than ½ of a difference between the thickness x shown as x(?m)=VSEB(V)/8 and that of the layer 22, where VSEB is an SEB(Single Event Burnout) voltage of the layer 3.Type: GrantFiled: February 14, 2003Date of Patent: April 26, 2005Assignees: Fuji Electric Co., Ltd., National Space Development Agency of JapanInventors: Saburo Tagami, Takashi Kobayashi, Fumiaki Kirihata, Satoshi Kuboyama
-
Publication number: 20040007743Abstract: A dual structure is introduced to the transistor in a flip-flop or a data input step controlled by a clock of a semiconductor logic circuit. The dual structure is formed by connecting a transistor with a MOS transistor having a channel of the same conductivity type in series with respect to the line of a source or drain and connecting their gates to each other, or by connecting an inverter with p-MOS transistors, one for VDD side and one for VSS side of the output step. The dual structure prevents single event phenomenon in a semiconductor logic circuit, such as inverter, SRAM and data latch circuit.Type: ApplicationFiled: March 4, 2003Publication date: January 15, 2004Inventors: Sumio Matsuda, Satoshi Kuboyama, Yasushi Deguchi
-
Publication number: 20030218210Abstract: In a power MOSFET, on an N+ drain layer 21 as a substrate, a second N base layer 3 and a first N− base layer 22 are deposited in the order by epitaxial growth. In a surface portion of the layer 22, there are selectively formed a P base region 23, in a surface portion of which an N+ source region 24 is selectively formed. On a channel region in the P base region 23, a gate electrode 26 is formed with a gate insulator film 25 held between. A source electrode 27 and a drain electrode 28 are formed on the N+ source region 24 and on the back of the substrate, respectively. The layer 3 is made to have a thickness equal to or more than ¼ of that of the first N− base layer 22, and an averaged impurity concentration between 1×1015/cm3 and 3×1017/cm3.Type: ApplicationFiled: February 14, 2003Publication date: November 27, 2003Applicants: Fuji Electric Co., Ltd., National Space Development Agency of JapanInventors: Saburo Tagami, Takashi Kobayashi, Fumiaki Kirihata, Satoshi Kuboyama