Patents by Inventor Satoshi Une
Satoshi Une has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250095981Abstract: An object of the invention is to provide a plasma processing method capable of preventing a protective film from being deposited in a direction parallel to a substrate surface to block an opening of a mask pattern and improving pattern processing even in a narrow space. The plasma processing method according to the invention is a plasma processing method for plasma-etching an etching target film using a protective film formed on a mask, and includes a step of forming the protective film on the mask using plasma generated by a mixed gas of a silicon element-containing gas, an oxygen element-containing gas, a nitrogen element-containing gas, and a hydrogen element-containing gas. The hydrogen element-containing gas is H2 gas, HBr gas, or CH4 gas. The oxygen element-containing gas is O2 gas, CO gas, CO2 gas, COS gas, or SO2 gas.Type: ApplicationFiled: April 18, 2022Publication date: March 20, 2025Inventors: Jiahui LIU, Hayato WATANABE, Satoshi UNE, Mafumi SATO, Yuya YAMAMOTO
-
Publication number: 20250079136Abstract: An object of the invention is to provide a plasma processing method for preventing generation of deposition from an underlying metal film and attaining an anisotropic shape in hard mask etching. The plasma processing method for forming a mask using a film to be etched whose underlying layer is a metal film according to the invention includes: a first step of etching, using a plasma generated by mixed gas containing O2 gas, CHF3 gas, NF3 gas, Ar gas, and He gas, while supplying pulse-modulated radio frequency power to a sample stage on which a sample having the film to be etched is placed; and a second step of etching while supplying continuous wave (CW) radio frequency power to the sample stage after the first step. The film to be etched is a TEOS film and a silicon nitride film, and the continuous wave (CW) radio frequency power is smaller than a product of the pulse-modulated radio frequency power and a pulse-modulated duty ratio and is smaller than 50 W.Type: ApplicationFiled: April 11, 2022Publication date: March 6, 2025Inventors: Mai ISOMOTO, Hitoshi KOBAYASHI, Ryota TAKAHASHI, Satoshi UNE
-
Patent number: 11658040Abstract: The invention provides a plasma processing method in which plasma etching is performed on a film to be etched by using a mask, the plasma processing method including: a deposition step of depositing a deposition film containing a boron element on the mask while a radio frequency power is supplied to a sample table on which a sample formed with the film to be etched is placed; and an etching step of etching the film to be etched by using plasma after the deposition step.Type: GrantFiled: June 26, 2019Date of Patent: May 23, 2023Assignee: HITACHI HIGH-TECH CORPORATIONInventors: Masaaki Taniyama, Kenichi Kuwahara, Satoshi Une
-
Patent number: 11424106Abstract: Provided is a technique capable of reducing a variation in processing in an in-plane direction of a sample and improving a yield of processing. A plasma processing apparatus 1 includes a first electrode (a base material 110B) disposed in a sample stage 110, a ring-shaped second electrode (a conductive ring 114) disposed surrounding an outer peripheral side of an upper surface portion 310 (a dielectric film portion 110A) of the sample stage 110, a dielectric ring-shaped member (a susceptor ring 113) that covers the second electrode and is disposed surrounding an outer periphery of the upper surface portion 310, a plurality of power supply paths that supply high frequency power from a high frequency power supply to the first electrode and the second electrode respectively, and a matching device 117 disposed on a power supply path to the second electrode.Type: GrantFiled: May 28, 2018Date of Patent: August 23, 2022Assignee: HITACHI HIGH-TECH CORPORATIONInventors: Yuki Kondo, Kenetsu Yokogawa, Masahito Mori, Satoshi Une, Kazunori Nakamoto
-
Publication number: 20210111002Abstract: Provided is a technique capable of reducing a variation in processing in an in-plane direction of a sample and improving a yield of processing. A plasma processing apparatus 1 includes a first electrode (a base material 110B) disposed in a sample stage 110, a ring-shaped second electrode (a conductive ring 114) disposed surrounding an outer peripheral side of an upper surface portion 310 (a dielectric film portion 110A) of the sample stage 110, a dielectric ring-shaped member (a susceptor ring 113) that covers the second electrode and is disposed surrounding an outer periphery of the upper surface portion 310, a plurality of power supply paths that supply high frequency power from a high frequency power supply to the first electrode and the second electrode respectively, and a matching device 117 disposed on a power supply path to the second electrode.Type: ApplicationFiled: May 28, 2018Publication date: April 15, 2021Inventors: Yuki KONDO, Kenetsu YOKOGAWA, Masahito MORI, Satoshi UNE, Kazunori NAKAMOTO
-
Publication number: 20200411327Abstract: The invention provides a plasma processing method in which plasma etching is performed on a film to be etched by using a mask, the plasma processing method including: a deposition step of depositing a deposition film containing a boron element on the mask while a radio frequency power is supplied to a sample table on which a sample formed with the film to be etched is placed; and an etching step of etching the film to be etched by using plasma after the deposition step.Type: ApplicationFiled: June 26, 2019Publication date: December 31, 2020Inventors: Masaaki TANIYAMA, Kenichi KUWAHARA, Satoshi UNE
-
Patent number: 10229838Abstract: A plasma etching method for etching a film containing a tungsten element using plasma, wherein the film containing a tungsten element is etched by using a gas containing a silicon element, a gas containing a halogen element, and a gas containing a carbon element and an oxygen element.Type: GrantFiled: September 12, 2017Date of Patent: March 12, 2019Assignee: HITACH HIGH-TECHNOLOGIES CORPORATIONInventors: Ryo Ishimaru, Satoshi Une, Masahito Mori
-
Publication number: 20180122651Abstract: A plasma etching method for etching a film containing a tungsten element using plasma, wherein the film containing a tungsten element is etched by using a gas containing a silicon element, a gas containing a halogen element, and a gas containing a carbon element and an oxygen element.Type: ApplicationFiled: September 12, 2017Publication date: May 3, 2018Inventors: Ryo ISHIMARU, Satoshi UNE, Masahito MORI
-
Publication number: 20140151327Abstract: The present invention provides a plasma etching method with an EUV-exposed resist capable of preventing variations of device feature dimensions. The plasma etching method of the present invention is to plasma-etch a target material with a multilayer resist that serves as a mask and composed of an EUV-exposed resist, an antireflective coating, an inorganic film and an organic film. The plasma etching method includes a first step of depositing a deposition film on a surface of the EUV-exposed resist before the antireflective coating is etched, a second step of etching the deposition film deposited on the antireflective coating and the antireflective coating with a gas mixture of Cl2 gas, HBr gas and N2 gas after the first step, a third step of etching the inorganic film after the second step, and a fourth step of etching the organic film after the third step.Type: ApplicationFiled: February 7, 2013Publication date: June 5, 2014Applicant: HITACHI HIGH-TECHNOLOGIES CORPORATIONInventors: Satoshi UNE, Hiroaki ISHIMURA, Kouhei MATSUDA
-
Patent number: 8277563Abstract: The invention provides a plasma processing method which includes (i) feeding a transferring gas which decreases a pressure difference between a processing chamber and a transfer chamber in order to prevent particles from adhering a processing sample, to be processed, passed to the processing chamber, before transferring the sample into the processing chamber; (ii) transferring the sample into the processing chamber while continuing to feed the transferring gas to the processing chamber; (iii) generating a plasma from the transferring gas in the processing chamber while continuing to feed the transferring gas to the processing chamber after the step of transferring the sample; and (iv) changing a gas supplied to the processing chamber from the transferring gas used in the step of generating the plasma to a processing gas for subjecting the processing sample, different from a cleaning sample, to plasma processing.Type: GrantFiled: February 1, 2011Date of Patent: October 2, 2012Assignee: Hitachi High-Technologies CorporationInventors: Masunori Ishihara, Masamichi Sakaguchi, Yasuhiro Nishimori, Yutaka Kudou, Satoshi Une
-
Patent number: 8143175Abstract: The invention provides a dry etching method for performing a wiring process on a semiconductor substrate using a plasma etching apparatus, wherein the wiring process is performed without causing disconnection or deflection of the wiring. The invention provides a dry etching method for performing a wiring process on a semiconductor substrate using a plasma etching apparatus, wherein during a step for etching a material 12 to be etched using a mask pattern composed of a photoresist 15 and inorganic films 14 and 13 made of SiN, SiON, SiO and the like formed on the material 12 to be etched, a mixed gas formed of a halogen-based gas such as chlorine-containing gas or bromine-containing gas and at least one fluorine-containing gas selected from a group of fluorine-containing gases composed of CF4, CHF3, SF6 and NF3 is used to reduce the mask pattern and the processing dimension of the material to be etched substantially equally during processing of the material 12 to be etched.Type: GrantFiled: May 5, 2009Date of Patent: March 27, 2012Assignee: Hitachi High-Technologies CorporationInventors: Satoshi Une, Masamichi Sakaguchi, Kenichi Kuwabara, Tomoyoshi Ichimaru
-
Publication number: 20110120495Abstract: The invention provides a plasma processing method capable of reducing particle caused by flinging up of particles by airflow due to the pressure fluctuation in the processing chamber during the time the sample is carried into the processing chamber, subjected to plasma processing and carried out of the processing chamber.Type: ApplicationFiled: February 1, 2011Publication date: May 26, 2011Inventors: Masunori ISHIHARA, Masamichi Sakaguchi, Yasuhiro Nishimori, Yutaka Kudou, Satoshi Une
-
Patent number: 7909933Abstract: The invention provides a plasma processing method capable of reducing particle caused by flinging up of particles by airflow due to the pressure fluctuation in the processing chamber during the time the sample is carried into the processing chamber, subjected to plasma processing and carried out of the processing chamber.Type: GrantFiled: May 8, 2009Date of Patent: March 22, 2011Assignee: Hitachi High-Technologies CorporationInventors: Masunori Ishihara, Masamichi Sakaguchi, Yasuhiro Nishimori, Yutaka Kudou, Satoshi Une
-
Publication number: 20090280651Abstract: The invention provides a dry etching method for performing a wiring process on a semiconductor substrate using a plasma etching apparatus, wherein the wiring process is performed without causing disconnection or deflection of the wiring. The invention provides a dry etching method for performing a wiring process on a semiconductor substrate using a plasma etching apparatus, wherein during a step for etching a material 12 to be etched using a mask pattern composed of a photoresist 15 and inorganic films 14 and 13 made of SiN, SiON, SiO and the like formed on the material 12 to be etched, a mixed gas formed of a halogen-based gas such as chlorine-containing gas or bromine-containing gas and at least one fluorine-containing gas selected from a group of fluorine-containing gases composed of CF4, CHF3, SF6 and NF3 is used to reduce the mask pattern and the processing dimension of the material to be etched substantially equally during processing of the material 12 to be etched.Type: ApplicationFiled: May 5, 2009Publication date: November 12, 2009Inventors: Satoshi UNE, Masamichi SAKAGUCHI, Kenichi KUWABARA, Tomoyoshi ICHIMARU
-
Publication number: 20090214401Abstract: The invention provides a plasma processing method capable of reducing particle caused by flinging up of particles by airflow due to the pressure fluctuation in the processing chamber during the time the sample is carried into the processing chamber, subjected to plasma processing and carried out of the processing chamber.Type: ApplicationFiled: May 8, 2009Publication date: August 27, 2009Inventors: Masunori ISHIHARA, Masamichi SAKAGUCHI, Yasuhiro NISHIMORI, Yutaka KUDOU, Satoshi UNE
-
Publication number: 20080216865Abstract: The invention provides a plasma processing method capable of reducing particle caused by flinging up of particles by airflow due to the pressure fluctuation in the processing chamber during the time the sample is carried into the processing chamber, subjected to plasma processing and carried out of the processing chamber.Type: ApplicationFiled: August 6, 2007Publication date: September 11, 2008Inventors: Masunori Ishihara, Masamichi Sakaguchi, Yasuhiro Nishimori, Yutaka Kudou, Satoshi Une
-
Publication number: 20070218696Abstract: The invention provides a method for processing vertical gate patterns while reducing the Si substrate recess dimension caused by overetching. The invention provides a dry etching method for processing a gate pattern by performing a main etching process (b) and then an overetching process on a gate pattern layer 12 of a semiconductor substrate 10, wherein the overetching process (c) is performed using a composite gas having added to an etching gas containing HBr gas a gas represented by a general formula of CxHy or at least one gas selected from CO and CO2 gases.Type: ApplicationFiled: August 25, 2006Publication date: September 20, 2007Inventors: Kenichi Kuwabara, Satoshi Une, Tomoyoshi Ichimaru, Masamichi Sakaguchi, Naoki Yasui
-
Publication number: 20070207618Abstract: The invention provides a dry etching method for performing a wiring process on a semiconductor substrate using a plasma etching apparatus, wherein the wiring process is performed without causing disconnection or deflection of the wiring. The invention provides a dry etching method for performing a wiring process on a semiconductor substrate using a plasma etching apparatus, wherein during a step for etching a material 12 to be etched using a mask pattern composed of a photoresist 15 and inorganic films 14 and 13 made of SiN, SiON, SiO and the like formed on the material 12 to be etched, a mixed gas formed of a halogen-based gas such as chlorine-containing gas or bromine-containing gas and at least one fluorine-containing gas selected from a group of fluorine-containing gases composed of CF4, CHF3, SF6 and NF3 is used to reduce the mask pattern and the processing dimension of the material to be etched substantially equally during processing of the material 12 to be etched.Type: ApplicationFiled: August 17, 2006Publication date: September 6, 2007Inventors: Satoshi Une, Masamichi Sakaguchi, Kenichi Kuwabara, Tomoyoshi Ichimaru
-
Publication number: 20060016781Abstract: The object of the invention is to provide a dry etching method for processing the edge portion of a hard mask to have a round profile. The present method for manufacturing a semiconductor device comprises (b) forming a silicon nitride film 12 mask using a patterned photoresist 13, (c) cutting back the photoresist 13 via dry etching, and (d) etching the exposed edge portion of the silicon nitride film mask 12, to thereby enable trench processing using a silicon nitride film mask 12 having a rounded edge portion.Type: ApplicationFiled: August 30, 2004Publication date: January 26, 2006Inventors: Kenichi Kuwabara, Yasuhiro Nishimori, Masunori Ishihara, Satoshi Une