Patents by Inventor Satyadev Kolli
Satyadev Kolli has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10755757Abstract: A transparent four rank memory module has a front side and a back side. The front side has a third memory rank stacked on a first memory rank. The back side has a fourth memory rank stacked on a second memory rank. An emulator coupled to the memory module activates and controls one individual memory rank from either the first memory rank, the second memory rank, the third memory rank, or the fourth memory rank based on the signals received from a memory controller.Type: GrantFiled: October 11, 2010Date of Patent: August 25, 2020Assignee: SMART Modular Technologies, Inc.Inventors: Hossein Amidi, Kelvin A. Marino, Satyadev Kolli
-
Patent number: 8990489Abstract: A transparent four rank memory module has a front side and a back side. The front side has a third memory rank stacked on a first memory rank. The back side has a fourth memory rank stacked on a second memory rank. An emulator coupled to the memory module activates and controls one individual memory rank from either the first memory rank, the second memory rank, the third memory rank, or the fourth memory rank based on the signals received from a memory controller.Type: GrantFiled: August 7, 2012Date of Patent: March 24, 2015Assignee: SMART Modular Technologies, Inc.Inventors: Hossein Amidi, Kelvin A. Marino, Satyadev Kolli
-
Patent number: 8644105Abstract: A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a clock detection circuit. The system further includes a controller coupled to the voltage detection circuit and the clock detection circuit. The system also includes a memory control state machine coupled to the controller. The system includes volatile memory coupled to the memory control state machine. The system further includes a battery and battery regulation circuitry coupled to the controller and the memory control state machine. The battery, battery regulation circuitry, volatile memory, memory control state machine, controller, clock detection circuit and voltage detection circuit are all collectively included in a unitary memory module.Type: GrantFiled: April 29, 2010Date of Patent: February 4, 2014Assignee: SMART Modular Technologies, Inc.Inventors: Mike H. Amidi, Satyadev Kolli
-
Patent number: 8626998Abstract: A transparent four rank memory module has a front side and a back side. The front side has a third memory rank stacked on a first memory rank. The back side has a fourth memory rank stacked on a second memory rank. An emulator coupled to the memory module activates and controls one individual memory rank from either the first memory rank, the second memory rank, the third memory rank, or the fourth memory rank based on the signals received from a memory controller.Type: GrantFiled: August 21, 2013Date of Patent: January 7, 2014Assignee: SMART Modular Technologies, Inc.Inventors: Mike Hossein Amidi, Kelvin A. Marino, Satyadev Kolli
-
Publication number: 20130036264Abstract: A transparent four rank memory module has a front side and a back side. The front side has a third memory rank stacked on a first memory rank. The back side has a fourth memory rank stacked on a second memory rank. An emulator coupled to the memory module activates and controls one individual memory rank from either the first memory rank, the second memory rank, the third memory rank, or the fourth memory rank based on the signals received from a memory controller.Type: ApplicationFiled: August 7, 2012Publication date: February 7, 2013Applicant: SMART Modular Technologies, Inc.Inventors: Hossein Amidi, Kelvin A. Marino, Satyadev Kolli
-
Patent number: 8068378Abstract: A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a clock detection circuit. The system further includes a controller coupled to the voltage detection circuit and the clock detection circuit. The system also includes a memory control state machine coupled to the controller. The system includes volatile memory coupled to the memory control state machine. The system further includes a battery and battery regulation circuitry coupled to the controller and the memory control state machine. The battery, battery regulation circuitry, volatile memory, memory control state machine, controller, clock detection circuit and voltage detection circuit are all collectively included in a unitary memory module.Type: GrantFiled: April 29, 2010Date of Patent: November 29, 2011Assignee: Smart Modular Technologies, Inc.Inventors: Mike H. Amidi, Satyadev Kolli
-
Publication number: 20110125966Abstract: A transparent four rank memory module has a front side and a back side. The front side has a third memory rank stacked on a first memory rank. The back side has a fourth memory rank stacked on a second memory rank. An emulator coupled to the memory module activates and controls one individual memory rank from either the first memory rank, the second memory rank, the third memory rank, or the fourth memory rank based on the signals received from a memory controller.Type: ApplicationFiled: October 11, 2010Publication date: May 26, 2011Applicant: SMART Modular Technologies, Inc.Inventors: Hossein Amidi, Kelvin A. Marino, Satyadev Kolli
-
Publication number: 20100238754Abstract: A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a clock detection circuit. The system further includes a controller coupled to the voltage detection circuit and the clock detection circuit. The system also includes a memory control state machine coupled to the controller. The system includes volatile memory coupled to the memory control state machine. The system further includes a battery and battery regulation circuitry coupled to the controller and the memory control state machine. The battery, battery regulation circuitry, volatile memory, memory control state machine, controller, clock detection circuit and voltage detection circuit are all collectively included in a unitary memory module.Type: ApplicationFiled: April 29, 2010Publication date: September 23, 2010Applicant: SMART Modular Technologies, Inc.Inventors: Mike H. Amidi, Satyadev Kolli
-
Publication number: 20100211765Abstract: A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a clock detection circuit. The system further includes a controller coupled to the voltage detection circuit and the clock detection circuit. The system also includes a memory control state machine coupled to the controller. The system includes volatile memory coupled to the memory control state machine. The system further includes a battery and battery regulation circuitry coupled to the controller and the memory control state machine. The battery, battery regulation circuitry, volatile memory, memory control state machine, controller, clock detection circuit and voltage detection circuit are all collectively included in a unitary memory module.Type: ApplicationFiled: April 29, 2010Publication date: August 19, 2010Applicant: SMART Modular Technologies, Inc.Inventors: Mike H. Amidi, Satyadev Kolli
-
Patent number: 7724604Abstract: A system, method and apparatus for clock and power fault detection for a memory module is provided. In one embodiment, a system is provided. The system includes a voltage detection circuit and a clock detection circuit. The system further includes a controller coupled to the voltage detection circuit and the clock detection circuit. The system also includes a memory control state machine coupled to the controller. The system includes volatile memory coupled to the memory control state machine. The system further includes a battery and battery regulation circuitry coupled to the controller and the memory control state machine. The battery, battery regulation circuitry, volatile memory, memory control state machine, controller, clock detection circuit and voltage detection circuit are all collectively included in a unitary memory module.Type: GrantFiled: October 25, 2006Date of Patent: May 25, 2010Assignee: SMART Modular Technologies, Inc.Inventors: Mike H. Amidi, Satyadev Kolli
-
Publication number: 20080123305Abstract: A dual-channel memory module for use in computing devices is disclosed. The memory module can include a substrate having a base portion, a first connector portion, and a second connector portion spaced apart and electrically insulated from the first connector portion. A first set of memory devices is disposed on the base portion and in electrical communication with the first connector portion, and a second set of memory devices is disposed on the base portion and in electrical communication with the second connector portion. The first and second sets of memory devices are independent of each other.Type: ApplicationFiled: November 28, 2006Publication date: May 29, 2008Applicant: SMART Modular Technologies, Inc.Inventors: Hossein Amidi, Satyadev Kolli
-
Publication number: 20080002447Abstract: A memory supermodule containing two or more memory modules disposed on a common circuit board. Also, a memory supermodule comprising two or more memory modules, each module comprising a circuit board, the circuit boards connected by a flexible circuit. All modules in a supermodule share a single set of contact pads for establishing signal connection with a system in which the supermodule is used.Type: ApplicationFiled: June 29, 2006Publication date: January 3, 2008Applicant: SMART Modular Technologies, Inc.Inventors: Alan Michael Gulachenski, Satyadev Kolli, Jan Hendrik Helbers