Patents by Inventor Say Cheong Gan
Say Cheong Gan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10257825Abstract: Aspects of the embodiments are directed to systems, methods, and devices, such as an upstream device that includes an input/output port. The input/output port configured to receive a message from an output port of a downstream device; transmit a plurality of acknowledgement messages to the downstream device; and transmit a response message to the received message to the downstream device.Type: GrantFiled: September 30, 2016Date of Patent: April 9, 2019Assignee: Intel CorporationInventors: Say Cheong Gan, Poh Thiam Teoh, Hooi Kar Loo, Sun Zheng E, Keng Dar Ang
-
Patent number: 10248183Abstract: Particular embodiments described herein can offer a method for managing power for at least one processor that includes evaluating a plurality of ports associated with an electronic device; determining that a particular pin associated with at least one of the ports is not receiving a signal; disabling a squelch function associated with the electronic device; and gating power associated with a physical layer (PHY) of the electronic device.Type: GrantFiled: December 6, 2016Date of Patent: April 2, 2019Assignee: Intel CorporationInventors: Jennifer Chin, Su Wei Lim, Poh Thiam Teoh, Ting Lok Song, Sun Zheng E, Say Cheong Gan, Sujea Lim, Ming Yi Lim
-
Patent number: 10209911Abstract: Various embodiments are generally directed to an apparatus, method and other techniques for determining when a communications port is in a first low power state, determining that a coupled device entered a low power state and enabling a second low power state based on the determination that the device has entered the low power state, the second low power state to use less power than the first low power state.Type: GrantFiled: September 16, 2014Date of Patent: February 19, 2019Assignee: INTEL CORPORATIONInventors: Jennifer Chin, Su Wei Lim, Poh Thiam Teoh, Ting Lok Song, Sun Zheng E, Say Cheong Gan
-
Publication number: 20180098320Abstract: Aspects of the embodiments are directed to systems, methods, and devices, such as an upstream device that includes an input/output port. The input/output port configured to receive a message from an output port of a downstream device; transmit a plurality of acknowledgement messages to the downstream device; and transmit a response message to the received message to the downstream device.Type: ApplicationFiled: September 30, 2016Publication date: April 5, 2018Applicant: Intel CorporationInventors: Say Cheong Gan, Poh Thiam Teoh, Kar HK Loo, Sun Zheng E, Keng Dar Ang
-
Publication number: 20170083079Abstract: Particular embodiments described herein can offer a method for managing power for at least one processor that includes evaluating a plurality of ports associated with an electronic device; determining that a particular pin associated with at least one of the ports is not receiving a signal; disabling a squelch function associated with the electronic device; and gating power associated with a physical layer (PHY) of the electronic device.Type: ApplicationFiled: December 6, 2016Publication date: March 23, 2017Applicant: Intel CorporationInventors: Jennifer Chin, Su Wei Lim, Poh Thiam Teoh, Ting Lok Song, Sun Zheng E, Say Cheong Gan, Sujea Lim, Ming Yi Lim
-
Patent number: 9563256Abstract: Particular embodiments described herein can offer a method that includes powering down a root port; initiating a first downstream cycle by a central processing unit (CPU) to the root port; identifying a power up activity for the CPU; and triggering an exit flow for a power state in conjunction with sending a second downstream cycle to the root port. In more particular embodiments, the triggering of the exit flow for the power state and the sending of the second downstream cycle to the root port occurs in a substantially parallel fashion. In addition, a prewake indicator can be sent to the root port to trigger the exit flow before the CPU is powered up and the second downstream cycle is sent.Type: GrantFiled: January 4, 2013Date of Patent: February 7, 2017Assignee: Intel CorporationInventors: Sun Zheng E, Ting Lok Song, Poh Thiam Teoh, Jennifer Chin, Say Cheong Gan, Sujea Lim, Su Wei Lim
-
Patent number: 9513662Abstract: Particular embodiments described herein can offer a method for managing power for at least one processor that includes evaluating a plurality of ports associated with an electronic device; determining that a particular pin associated with at least one of the ports is not receiving a signal; disabling a squelch function associated with the electronic device; and gating power associated with a physical layer (PHY) of the electronic device.Type: GrantFiled: January 4, 2013Date of Patent: December 6, 2016Assignee: Intel CorporationInventors: Jennifer Chin, Su Wei Lim, Poh Thiam Teoh, Ting Lok Song, Sun Zheng E, Say Cheong Gan, Sujea Lim, Ming Yi Lim
-
Publication number: 20160231958Abstract: Various embodiments are generally directed to an apparatus, method and other techniques for determining when a communications port is in a first low power state, determining that a coupled device entered a low power state and enabling a second low power state based on the determination that the device has entered the low power state, the second low power state to use less power than the first low power state.Type: ApplicationFiled: September 16, 2014Publication date: August 11, 2016Inventors: Jennifer CHIN, Su Wei LIM, Poh Thiam TEOH, Ting Lok SONG, Sun Zheng E, Say Cheong GAN
-
Publication number: 20140195835Abstract: Particular embodiments described herein can offer a method that includes powering down a root port; initiating a first downstream cycle by a central processing unit (CPU) to the root port; identifying a power up activity for the CPU; and triggering an exit flow for a power state in conjunction with sending a second downstream cycle to the root port. In more particular embodiments, the triggering of the exit flow for the power state and the sending of the second downstream cycle to the root port occurs in a substantially parallel fashion. In addition, a prewake indicator can be sent to the root port to trigger the exit flow before the CPU is powered up and the second downstream cycle is sent.Type: ApplicationFiled: January 4, 2013Publication date: July 10, 2014Inventors: Sun Zheng E., Ting Lok Song, Poh Thiam Teoh, Jennifer Chin, Say Cheong Gan, Sujea Lim, Su Wei Lim
-
Publication number: 20140195830Abstract: Particular embodiments described herein can offer a method for managing power for at least one processor that includes evaluating a plurality of ports associated with an electronic device; determining that a particular pin associated with at least one of the ports is not receiving a signal; disabling a squelch function associated with the electronic device; and gating power associated with a physical layer (PHY) of the electronic device.Type: ApplicationFiled: January 4, 2013Publication date: July 10, 2014Inventors: Jennifer Chin, Su Wei Lim, Poh Thiam Teoh, Ting Lok Song, Sun Zheng E, Say Cheong Gan, Sujea Lim, Ming Yi Lim
-
Patent number: 7154257Abstract: An apparatus and method for automatically testing circuit boards, such as computer system boards and the like. The circuit board device under test (DUT) is loaded into an automated test apparatus (tester), which includes a mechanism for automatically connecting test electronics to various DUT circuitry and I/O ports via corresponding connectors on the DUT. A type of DUT is identified, and a corresponding set of tests are performed to verify the operation of the DUT. Appropriate power signals and sequencing are also applied to the DUT, as defined by it type. Data logging is performed to log the results of the testing. The apparatus includes replaceable probe/connector plates that are DUT-type specific and corresponding universal electronics and cabling to enable a variety of different board types to be tested with the same apparatus.Type: GrantFiled: September 30, 2002Date of Patent: December 26, 2006Assignee: Intel CorporationInventors: Chanh Le, Say Cheong Gan, Thomas A. Repko, Frank W. Joyce, Teik Sean Toh, Douglas P. Kreager, Yoong Li Liew
-
Patent number: 7110905Abstract: An apparatus and method for automatically testing circuit boards, such as computer system boards and the like. The circuit board device under test (DUT) is loaded into an automated test apparatus (tester), which includes a mechanism for automatically connecting test electronics to various DUT circuitry and I/O ports via corresponding connectors on the DUT. A type of DUT is identified, and a corresponding set of tests are performed to verify the operation of the DUT. Appropriate power signals and sequencing are also applied to the DUT, as defined by it type. Data logging is performed to log the results of the testing. The apparatus includes replaceable probe/connector plates that are DUT-type specific and corresponding universal electronics and cabling to enable a variety of different board types to be tested with the same apparatus.Type: GrantFiled: April 9, 2004Date of Patent: September 19, 2006Assignee: Intel CorporationInventors: Chanh Le, Say Cheong Gan, Thomas A. Repko, Frank W. Joyce, Teik Sean Toh, Douglas P. Kreager, Yoong Li Liew
-
Patent number: 6904373Abstract: A USB (universal serial bus) controllable power supply and method for supplying power to a circuit board device under test (DUT) via a controllable power supply. The power supply employs a USB interface to communicate with external devices, such as a host computer. In response to power supply control commands from the host computer, the controllable power supply provides various power outputs at various external connectors, including main power, ATX12V power, and peripheral power to be used for peripheral devices corresponding to a DUT test apparatus. The controllable power supply also provides a built-in short circuit check function, and monitors the voltage levels of its power outputs to ensure they are within predefined limits. The power supply also supports emergency shutdown operations, and provides an EOS (emergency overstress) function. In one embodiment, the power supply includes an integrated USB hub.Type: GrantFiled: September 30, 2002Date of Patent: June 7, 2005Assignee: Intel CorporationInventors: Chanh Le, Say Cheong Gan
-
Publication number: 20040189281Abstract: An apparatus and method for automatically testing circuit boards, such as computer system boards and the like. The circuit board device under test (DUT) is loaded into an automated test apparatus (tester), which includes a mechanism for automatically connecting test electronics to various DUT circuitry and I/O ports via corresponding connectors on the DUT. A type of DUT is identified, and a corresponding set of tests are performed to verify the operation of the DUT. Appropriate power signals and sequencing are also applied to the DUT, as defined by it type. Data logging is performed to log the results of the testing. The apparatus includes replaceable probe/connector plates that are DUT-type specific and corresponding universal electronics and cabling to enable a variety of different board types to be tested with the same apparatus.Type: ApplicationFiled: April 9, 2004Publication date: September 30, 2004Inventors: Chanh Le, Say Cheong Gan, Thomas A. Repko, Frank W. Joyce, Teik Sean Toh, Douglas P. Kreager, Yoong Li Liew
-
Publication number: 20040064273Abstract: A USB (universal serial bus) controllable power supply and method for supplying power to a circuit board device under test (DUT) via a controllable power supply. The power supply employs a USB interface to communicate with external devices, such as a host computer. In response to power supply control commands from the host computer, the controllable power supply provides various power outputs at various external connectors, including main power, ATX12V power, and peripheral power to be used for peripheral devices corresponding to a DUT test apparatus. The controllable power supply also provides a built-in short circuit check function, and monitors the voltage levels of its power outputs to ensure they are within predefined limits. The power supply also supports emergency shutdown operations, and provides an EOS (emergency overstress) function. In one embodiment, the power supply includes an integrated USB hub.Type: ApplicationFiled: September 30, 2002Publication date: April 1, 2004Inventors: Chanh Le, Say Cheong Gan
-
Publication number: 20040064288Abstract: An apparatus and method for automatically testing circuit boards, such as computer system boards and the like. The circuit board device under test (DUT) is loaded into an automated test apparatus (tester), which includes a mechanism for automatically connecting test electronics to various DUT circuitry and I/O ports via corresponding connectors on the DUT. A type of DUT is identified, and a corresponding set of tests are performed to verify the operation of the DUT. Appropriate power signals and sequencing are also applied to the DUT, as defined by it type. Data logging is performed to log the results of the testing. The apparatus includes replaceable probe/connector plates that are DUT-type specific and corresponding universal electronics and cabling to enable a variety of different board types to be tested with the same apparatus.Type: ApplicationFiled: September 30, 2002Publication date: April 1, 2004Inventors: Chanh Le, Say Cheong Gan, Thomas A. Repko, Frank W. Joyce, Teik Sean Toh, Douglas P. Kreager, Yoong Li Liew