Patents by Inventor Scott Geng
Scott Geng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11933975Abstract: An optical system includes an optical waveguide, and a first optical element configured to direct a first ray, having a first circular polarization and impinging on the first optical element at a first incidence angle, in a first direction so that the first ray propagates through the optical waveguide via total internal reflection toward a second optical element. The first optical element is configured to also direct a second ray, having a second circular polarization that is distinct from the first circular polarization and impinging on the first optical element at the first incidence angle, in a second direction that is distinct from the first direction so that the second ray propagates away from the second optical element. The second optical element is configured to direct the first ray propagating through the optical waveguide toward a detector.Type: GrantFiled: February 22, 2022Date of Patent: March 19, 2024Assignee: META PLATFORMS TECHNOLOGIES, LLCInventors: Babak Amirsolaimani, Pasi Saarikko, Ying Geng, Yusufu Njoni Bamaxam Sulai, Scott Charles McEldowney
-
Patent number: 7305581Abstract: A platform for and method of computer processing to support processor failover are disclosed. A plurality of computer processors are connected to an internal communication network. A virtual local area communication network over the internal network is defined and established. Each computer processor in the virtual local area communication network has a corresponding virtual MAC address and the virtual local area network provides communication among a set of computer processors but excludes the processors from the plurality not in the defined set. A virtual storage space is defined and established with a defined correspondence to the address space of the storage network. In response to a failure by a computer processor, a computer processor from the plurality is allocated to replace the failed processor. The MAC address of the failed processor is assigned to the processor that replaces the failed processor.Type: GrantFiled: October 13, 2005Date of Patent: December 4, 2007Assignee: Egenera, Inc.Inventors: Scott Geng, Pete Manca, Paul Curtis, Ewan Milne, Max Smith, Alan Greenspan, Edward Duffy, Peter Schulter
-
Publication number: 20070233809Abstract: A platform and method of deploying virtual processing areas networks are described. A plurality of computer processors are connected to an internal communication network. At least one control node is in communication with an external communication network and an external storage network has an external storage address space. The at least one control node is connected to the internal network and thereby is in communication with the plurality of computer processors. Configuration logic defines and establishes a virtual processing area network having a corresponding set of computer processors from the plurality of processors, a virtual local area communication network providing communication among the set of computer processors, and a virtual storage space with a defined correspondence to the address space of the storage network.Type: ApplicationFiled: June 6, 2007Publication date: October 4, 2007Inventors: Vern BROWNELL, Peter MANCA, Ben SPRACHMAN, Paul CURTIS, Ewan MILNE, Max SMITH, Alan GREENSPAN, Scott GENG, Dan BUSBY, Edward DUFFY, Peter SCHULTER
-
Publication number: 20070233810Abstract: A platform and method of deploying virtual processing areas networks are described. A plurality of computer processors are connected to an internal communication network. At least one control node is in communication with an external communication network and an external storage network has an external storage address space. The at least one control node is connected to the internal network and thereby is in communication with the plurality of computer processors. Configuration logic defines and establishes a virtual processing area network having a corresponding set of computer processors from the plurality of processors, a virtual local area communication network providing communication among the set of computer processors, and a virtual storage space with a defined correspondence to the address space of the storage network.Type: ApplicationFiled: June 6, 2007Publication date: October 4, 2007Inventors: Vern BROWNELL, Pete MANCA, Ben SPRACHMAN, Paul CURTIS, Ewan MILNE, Max SMITH, Alan GREENSPAN, Scott GENG, Dan BUSBY, Edward DUFFY, Peter SCHULTER
-
Publication number: 20070233825Abstract: A platform and method of deploying virtual processing areas networks are described. A plurality of computer processors are connected to an internal communication network. At least one control node is in communication with an external communication network and an external storage network has an external storage address space. The at least one control node is connected to the internal network and thereby is in communication with the plurality of computer processors. Configuration logic defines and establishes a virtual processing area network having a corresponding set of computer processors from the plurality of processors, a virtual local area communication network providing communication among the set of computer processors, and a virtual storage space with a defined correspondence to the address space of the storage network.Type: ApplicationFiled: June 6, 2007Publication date: October 4, 2007Inventors: Vern BROWNELL, Pete MANCA, Ben SPRACHMAN, Paul CURTIS, Ewan MILNE, Max SMITH, Alan GREENSPAN, Scott GENG, Dan BUSBY, Edward DUFFY, Peter SCHULTER
-
Patent number: 7231430Abstract: A platform and method of deploying virtual processing areas networks are described. A plurality of computer processors are connected to an internal communication network. At least one control node is in communication with an external communication network and an external storage network has an external storage address space. The at least one control node is connected to the internal network and thereby is in communication with the plurality of computer processors. Configuration logic defines and establishes a virtual processing area network having a corresponding set of computer processors from the plurality of processors, a virtual local area communication network providing communication among the set of computer processors, and a virtual storage space with a defined correspondence to the address space of the storage network.Type: GrantFiled: January 4, 2002Date of Patent: June 12, 2007Assignee: Egenera, Inc.Inventors: Vern Brownell, Pete Manca, Ben Sprachman, Paul Curtis, Ewan Milne, Max Smith, Alan Greenspan, Scott Geng, Dan Busby, Edward Duffy, Peter Schulter
-
Patent number: 7174390Abstract: A virtual networking system and method are disclosed. Switched Ethernet local area network semantics are provided over an underlying point to point mesh. Computer processor nodes may directly communicate via virtual interfaces over a switch fabric or they may communicate via an ethernet switch emulation. Address resolution protocol logic helps associate IP addresses with virtual interfaces while allowing computer processors to reply to ARP requests with virtual MAC addresses.Type: GrantFiled: January 4, 2002Date of Patent: February 6, 2007Assignee: Egenera, Inc.Inventors: Peter Schulter, Scott Geng, Pete Manca, Paul Curtis, Ewan Milne, Max Smith, Alan Greenspan, Edward Duffy
-
Publication number: 20060114903Abstract: The invention provides multicast communication using distributed topologies in a network. The control nodes in the network build a distributed topology of processor nodes for providing multicast packet distribution. Multiple processor nodes in the network participate in the decisions regarding the forwarding of multicast packets as opposed to multicast communications being centralized in the control nodes.Type: ApplicationFiled: November 29, 2004Publication date: June 1, 2006Applicant: Egenera, Inc.Inventors: Edward Duffy, Scott Geng, Hai Huang, Hua Qin
-
Publication number: 20060107108Abstract: A platform for and method of computer processing to support processor failover are disclosed. A plurality of computer processors are connected to an internal communication network. A virtual local area communication network over the internal network is defined and established. Each computer processor in the virtual local area communication network has a corresponding virtual MAC address and the virtual local area network provides communication among a set of computer processors but excludes the processors from the plurality not in the defined set. A virtual storage space is defined and established with a defined correspondence to the address space of the storage network. In response to a failure by a computer processor, a computer processor from the plurality is allocated to replace the failed processor. The MAC address of the failed processor is assigned to the processor that replaces the failed processor.Type: ApplicationFiled: October 13, 2005Publication date: May 18, 2006Applicant: Egenera, Inc.Inventors: Scott Geng, Pete Manca, Paul Curtis, Ewan Milne, Max Smith, Alan Greenspan, Edward Duffy, Peter Schulter
-
Patent number: 6971044Abstract: A platform for and method of computer processing to support processor failover are disclosed. A plurality of computer processors are connected to an internal communication network. A virtual local area communication network over the internal network is defined and established. Each computer processor in the virtual local area communication network has a corresponding virtual MAC address and the virtual local area network provides communication among a set of computer processors but excludes the processors from the plurality not in the defined set. A virtual storage space is defined and established with a defined correspondence to the address space of the storage network. In response to a failure by a computer processor, a computer processor from the plurality is allocated to replace the failed processor. The MAC address of the failed processor is assigned to the processor that replaces the failed processor.Type: GrantFiled: January 4, 2002Date of Patent: November 29, 2005Assignee: Egenera, Inc.Inventors: Scott Geng, Pete Manca, Paul Curtis, Ewan Milne, Max Smith, Alan Greenspan, Edward Duffy, Peter Schulter
-
Publication number: 20030130833Abstract: A platform and method of deploying virtual processing areas networks are described. A plurality of computer processors are connected to an internal communication network. At least one control node is in communication with an external communication network and an external storage network has an external storage address space. The at least one control node is connected to the internal network and thereby is in communication with the plurality of computer processors. Configuration logic defines and establishes a virtual processing area network having a corresponding set of computer processors from the plurality of processors, a virtual local area communication network providing communication among the set of computer processors, and a virtual storage space with a defined correspondence to the address space of the storage network.Type: ApplicationFiled: January 4, 2002Publication date: July 10, 2003Inventors: Vern Brownell, Pete Manca, Ben Sprachman, Paul Curtis, Ewan Milne, Max Smith, Alan Greenspan, Scott Geng, Dan Busby, Edward Duffy, Peter Schulter
-
Publication number: 20030130832Abstract: A virtual networking system and method are disclosed. Switched Ethernet local area network semantics are provided over an underlying point to point mesh. Computer processor nodes may directly communicate via virtual interfaces over a switch fabric or they may communicate via an ethernet switch emulation. Address resolution protocol logic helps associate IP addresses with virtual interfaces while allowing computer processors to reply to ARP requests with virtual MAC addresses.Type: ApplicationFiled: January 4, 2002Publication date: July 10, 2003Inventors: Peter Schulter, Scott Geng, Pete Manca, Paul Curtis, Ewan Milne, Max Smith, Alan Greenspan, Edward Duffy
-
Publication number: 20020156613Abstract: A platform for and method of computer processing to support processor failover are disclosed. A plurality of computer processors are connected to an internal communication network. A virtual local area communication network over the internal network is defined and established. Each computer processor in the virtual local area communication network has a corresponding virtual MAC address and the virtual local area network provides communication among a set of computer processors but excludes the processors from the plurality not in the defined set. A virtual storage space is defined and established with a defined correspondence to the address space of the storage network. In response to a failure by a computer processor, a computer processor from the plurality is allocated to replace the failed processor. The MAC address of the failed processor is assigned to the processor that replaces the failed processor.Type: ApplicationFiled: January 4, 2002Publication date: October 24, 2002Inventors: Scott Geng, Pete Manca, Paul Curtis, Ewan Milne, Max Smith, Alan Greenspan, Edward Duffy, Peter Schulter
-
Publication number: 20020156612Abstract: A virtual networking system and method are disclosed. Switched Ethernet local area network semantics are provided over an underlying point to point mesh. Computer processor nodes may directly communicate via virtual interfaces over a switch fabric or they may communicate via an ethernet switch emulation. Address resolution protocol logic helps associate IP addresses with virtual interfaces while allowing computer processors to reply to ARP requests with virtual MAC addresses.Type: ApplicationFiled: January 4, 2002Publication date: October 24, 2002Inventors: Peter Schulter, Scott Geng, Pete Manca, Paul Curtis, Ewan Milne, Max Smith, Alan Greenspan, Edward Duffy