Patents by Inventor Scott Kimura

Scott Kimura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8731071
    Abstract: A system for performing finite input response filtering. The system includes an array of random access memories (RAMs) for storing at least one two-dimensional (2D) block of pixel data. The pixel data is stored such that one of each type of column or row from the 2D block of pixel data is stored per RAM. A control block provides address translation between the 2D block of pixel data and corresponding addresses in the array of RAMs. An input crossbar writes pixel data to the array of RAMs as directed by the control block. An output crossbar simultaneously reads pixel data from each of the array of RAMs and passes the data to an appropriate replicated data path, as directed by the control block. A single instruction multiple data path block includes a plurality of replicated data paths for simultaneously performing the FIR filtering, as directed by the control block.
    Type: Grant
    Filed: December 15, 2005
    Date of Patent: May 20, 2014
    Assignee: Nvidia Corporation
    Inventor: Scott A. Kimura
  • Patent number: 8060549
    Abstract: A method and apparatus for accumulating arbitrary length strings of input values, such as floating point values, in a layered tree structure such that the order of adds at each layer is maintained. The accumulating utilizes a shared adder, and includes means for directing initial inputs and intermediate result values.
    Type: Grant
    Filed: August 31, 2006
    Date of Patent: November 15, 2011
    Assignee: Pasternak Solutions, LLC
    Inventors: Stephen Clark Purcell, Scott Kimura, Mark Wood-Patrick
  • Patent number: 8010618
    Abstract: A method and computer program product includes, at a sender, identifying a forward item including a transmit portion and a retain portion, generating a tag, associating the tag with the retain portion, sending the transmit portion, but not the tag, to a target; at the target, receiving the transmit portion, identifying a return portion corresponding to the transmit portion, independently generating the tag, associating the tag with the return portion, sending the return portion and the tag to the sender; and at the sender, receiving the return portion and the tag, identifying the retain portion using the tag, and associating the return portion with the retain portion to create a reverse item.
    Type: Grant
    Filed: August 31, 2006
    Date of Patent: August 30, 2011
    Inventors: Stephen Clark Purcell, Scott Kimura
  • Patent number: 7822012
    Abstract: A method and apparatus includes identifying an address portion of a first message in an address slice of a switch, the first message associated with a first priority, the address portion of the first message including a first routing portion specifying a network resource; identifying an address portion of a second message in the address slice, the second message associated with a second priority, the address portion of the second message including a second routing portion specifying the same network resource; identifying a non-address portion of the first message in a non-address slice of the switch; identifying a non-address portion of the second message in the non-address slice, wherein neither of the non-address portions includes a routing portion specifying the network resource; selecting, independently in each slice, the same one of the first and second messages based on the first and second priorities; transferring the address portion of the selected message to the network resource specified by the rout
    Type: Grant
    Filed: May 23, 2005
    Date of Patent: October 26, 2010
    Inventors: Stephen Clark Purcell, Scott Kimura
  • Patent number: 7584320
    Abstract: A memory crossbar adapted to transmit a memory transaction to a network resource. The memory crossbar includes a plurality of input ports. Each of the plurality of input ports includes a TAGS generator and a queue adapted to receive a first portion of a first memory transaction and a first portion of a second memory transaction. Each of the plurality of inputs ports also includes an arbiter coupled to the queue and adapted to independently select either the first portion of the first memory transaction or the first portion of the second memory transaction based on a priority associated with the first portion of the first memory transaction and the first portion of the second memory transaction and a multiplexer coupled to the arbiter.
    Type: Grant
    Filed: September 25, 2007
    Date of Patent: September 1, 2009
    Assignee: Pasternak Solutions LLC
    Inventors: Stephen Clark Purcell, Scott Kimura
  • Patent number: 7509361
    Abstract: A method and apparatus for generating random number outputs utilized in generating a noise function at a given location in space. The method consists of partitioning selected portions of the random number generation process to achieve outputs in parallel. The relevant parallel outputs are weighted by effect and then summed together to give the amplitude of the noise function at the given location.
    Type: Grant
    Filed: May 30, 2006
    Date of Patent: March 24, 2009
    Assignee: Pastemak Solutions LLC
    Inventors: Stephen Clark Purcell, Scott Kimura, Rajeshwaran Selvanesan
  • Patent number: 7426603
    Abstract: A method, apparatus, and computer program product includes identifying a plurality of memory transactions to be sent over a memory bus to a memory having a plurality of memory banks, each memory transaction addressed to one of the memory banks, the memory bus incapable of transmitting the plurality of memory transactions simultaneously; identifying a plurality of bank readiness signals, each bank readiness signal indicating the readiness of one of the memory banks to accept a memory transaction; and selecting one of the memory transactions for transmission over the memory bus based on the bank readiness signals.
    Type: Grant
    Filed: August 4, 2006
    Date of Patent: September 16, 2008
    Assignee: Pasternak Solutions, LLC
    Inventors: Stephen Clark Purcell, Scott Kimura
  • Publication number: 20080126466
    Abstract: A method and apparatus for accumulating arbitrary length strings of input values, such as floating point values, in a layered tree structure such that the order of adds at each layer is maintained. The accumulating utilizes a shared adder, and includes means for directing initial inputs and intermediate result values.
    Type: Application
    Filed: August 31, 2006
    Publication date: May 29, 2008
    Inventors: Stephen Clark Purcell, Scott Kimura, Mark L. Wood Patrick
  • Publication number: 20080098151
    Abstract: A memory crossbar adapted to transmit a memory transaction to a network resource. The memory crossbar includes a plurality of input ports. Each of the plurality of input ports includes a TAGS generator and a queue adapted to receive a first portion of a first memory transaction and a first portion of a second memory transaction. Each of the plurality of inputs ports also includes an arbiter coupled to the queue and adapted to independently select either the first portion of the first memory transaction or the first portion of the second memory transaction based on a priority associated with the first portion of the first memory transaction and the first portion of the second memory transaction and a multiplexer coupled to the arbiter.
    Type: Application
    Filed: September 25, 2007
    Publication date: April 24, 2008
    Applicant: PASTERNAK SOLUTIONS LLC
    Inventors: Stephen Purcell, Scott Kimura
  • Patent number: 7275126
    Abstract: A memory crossbar adapted to transmit a memory transaction to a network resource. The memory crossbar includes a plurality of input ports. Each of the plurality of input ports includes a TAGS generator and a queue adapted to receive a first portion of a first memory transaction and a first portion of a second memory transaction. Each of the plurality of inputs ports also includes an arbiter coupled to the queue and adapted to independently select either the first portion of the first memory transaction or the first portion of the second memory transaction based on a priority associated with the first portion of the first memory transaction and the first portion of the second memory transaction and a multiplexer coupled to the arbiter.
    Type: Grant
    Filed: August 31, 2006
    Date of Patent: September 25, 2007
    Assignee: Pasternak Solutions LLC
    Inventors: Stephen Clark Purcell, Scott Kimura
  • Patent number: 7249214
    Abstract: A method and apparatus includes identifying a first portion of a first message in a first slice of a switch, the first message associated with a first priority, the first portion of the first message including a first routing portion specifying a network resource; identifying a second portion of the first message in a second slice of the switch, the second portion of the first message including the first routing portion; identifying a first portion of a second message in the first slice, the second message associated with a second priority, the first portion of the second message including a second routing portion specifying the network resource; identifying a second portion of the second message in the second slice, the second portion of the second message including the second routing portion; selecting, independently in each slice, the same one of the first and second messages based on the first and second priorities; sending the first portion of the selected message from the first slice to the network reso
    Type: Grant
    Filed: September 1, 2005
    Date of Patent: July 24, 2007
    Inventors: Stephen Clark Purcell, Scott Kimura
  • Patent number: 7212959
    Abstract: A method and apparatus for accumulating arbitrary length strings of input values, such as floating point values, in a layered tree structure such that the order of adds at each layer is maintained. The accumulating utilizes a shared adder, and includes means for directing initial inputs and intermediate result values.
    Type: Grant
    Filed: August 8, 2001
    Date of Patent: May 1, 2007
    Inventors: Stephen Clark Purcell, Scott Kimura, Mark L. Wood Patrick
  • Publication number: 20060285377
    Abstract: A memory crossbar adapted to transmit a memory transaction to a network resource. The memory crossbar includes a plurality of input ports. Each of the plurality of input ports includes a TAGS generator and a queue adapted to receive a first portion of a first memory transaction and a first portion of a second memory transaction. Each of the plurality of inputs ports also includes an arbiter coupled to the queue and adapted to independently select either the first portion of the first memory transaction or the first portion of the second memory transaction based on a priority associated with the first portion of the first memory transaction and the first portion of the second memory transaction and a multiplexer coupled to the arbiter.
    Type: Application
    Filed: August 31, 2006
    Publication date: December 21, 2006
    Applicant: Pasternak Solutions LLC.
    Inventors: Stephen Purcell, Scott Kimura
  • Publication number: 20060271724
    Abstract: A method, apparatus, and computer program product includes identifying a plurality of memory transactions to be sent over a memory bus to a memory having a plurality of memory banks, each memory transaction addressed to one of the memory banks, the memory bus incapable of transmitting the plurality of memory transactions simultaneously; identifying a plurality of bank readiness signals, each bank readiness signal indicating the readiness of one of the memory banks to accept a memory transaction; and selecting one of the memory transactions for transmission over the memory bus based on the bank readiness signals.
    Type: Application
    Filed: August 4, 2006
    Publication date: November 30, 2006
    Applicant: Pasternak Solutions LLC
    Inventors: Stephen Purcell, Scott Kimura
  • Patent number: 7139836
    Abstract: A method and computer program product includes, at a sender, identifying a forward item including a transmit portion and a retain portion, generating a tag, associating the tag with the retain portion, sending the transmit portion, but not the tag, to a target; at the target, receiving the transmit portion, identifying a return portion corresponding to the transmit portion, independently generating the tag, associating the tag with the return portion, sending the return portion and the tag to the sender; and at the sender, receiving the return portion and the tag, identifying the retain portion using the tag, and associating the return portion with the retain portion to create a reverse item.
    Type: Grant
    Filed: August 8, 2001
    Date of Patent: November 21, 2006
    Inventors: Stephen Clark Purcell, Scott Kimura
  • Patent number: 7107386
    Abstract: A method, apparatus, and computer program product includes identifying a plurality of memory transactions to be sent over a memory bus to a memory having a plurality of memory banks, each memory transaction addressed to one of the memory banks, the memory bus incapable of transmitting the plurality of memory transactions simultaneously; identifying a plurality of bank readiness signals, each bank readiness signal indicating the readiness of one of the memory banks to accept a memory transaction; and selecting one of the memory transactions for transmission over the memory bus based on the bank readiness signals.
    Type: Grant
    Filed: January 15, 2004
    Date of Patent: September 12, 2006
    Assignee: Pasternak Solutions, LLC
    Inventors: Stephen Clark Purcell, Scott Kimura
  • Patent number: 7072927
    Abstract: A method and apparatus for generating random number outputs utilized in generating a noise function at a given location in space. The method consists of partitioning selected portions of the random number generation process to achieve outputs in parallel. The relevant parallel outputs are weighted by effect and then summed together to give the amplitude of the noise function at the given location.
    Type: Grant
    Filed: August 8, 2001
    Date of Patent: July 4, 2006
    Inventors: Stephen Clark Purcell, Scott Kimura, Rajeshwaran Selvanesan
  • Patent number: 7072924
    Abstract: A method and apparatus for generating random number outputs utilized in generating a noise function at a given location in space. The method consists of partitioning selected portions of the random number generation process to achieve outputs in parallel. The relevant parallel outputs are weighted by effect and then summed together to give the amplitude of the noise function at the given location.
    Type: Grant
    Filed: August 25, 2004
    Date of Patent: July 4, 2006
    Inventors: Stephen Clark Purcell, Scott Kimura, Rajeshwaran Selvanesan
  • Publication number: 20060010281
    Abstract: A method and apparatus includes identifying a first portion of a first message in a first slice of a switch, the first message associated with a first priority, the first portion of the first message including a first routing portion specifying a network resource; identifying a second portion of the first message in a second slice of the switch, the second portion of the first message including the first routing portion; identifying a first portion of a second message in the first slice, the second message associated with a second priority, the first portion of the second message including a second routing portion specifying the network resource; identifying a second portion of the second message in the second slice, the second portion of the second message including the second routing portion; selecting, independently in each slice, the same one of the first and second messages based on the first and second priorities; sending the first portion of the selected message from the first slice to the network reso
    Type: Application
    Filed: September 1, 2005
    Publication date: January 12, 2006
    Applicant: Pasternak Solutions LLC
    Inventors: Stephen Purcell, Scott Kimura
  • Patent number: 6970454
    Abstract: A method and apparatus includes identifying an address portion of a first message in an address slice of a switch, the first message associated with a first priority, the address portion of the first message including a first routing portion specifying a network resource; identifying an address portion of a second message in the address slice, the second message associated with a second priority, the address portion of the second message including a second routing portion specifying the same network resource; identifying a non-address portion of the first message in a non-address slice of the switch; identifying a non-address portion of the second message in the non-address slice, wherein neither of the non-address portions includes a routing portion specifying the network resource; selecting, independently in each slice, the same one of the first and second messages based on the first and second priorities; transferring the address portion of the selected message to the network resource specified by the rout
    Type: Grant
    Filed: August 9, 2001
    Date of Patent: November 29, 2005
    Assignee: Pasternak Solutions LLC
    Inventors: Stephen Clark Purcell, Scott Kimura