Patents by Inventor Scott P. Nixon
Scott P. Nixon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9442815Abstract: A method and apparatus for distributed on-chip debug triggering is presented. A first bus includes a plurality of lines and a debugging state machine configurable to monitor the plurality of lines of the first bus. One or more nodes are configurable to detect triggering events and provide, in response to detecting one or more triggering events, signals to the debugging state machine using a first subset of the plurality of lines that is allocated to the node(s).Type: GrantFiled: October 31, 2012Date of Patent: September 13, 2016Assignee: Advanced Micro Devices, Inc.Inventors: Scott P. Nixon, Eric M. Rentschler
-
Patent number: 9129061Abstract: The present invention provides a method and apparatus for dynamically configuring debug triggering patterns. One example embodiment of the method includes comparing values of bits received on a first subset of a plurality of lines of a bus with a first pattern of bits and capturing values of bits received on a second subset of the plurality of lines of the bus in response to the comparison indicating that the values of the bits received on the first subset of the lines match the first pattern of bits. The exemplary embodiment of the method also includes defining a second pattern for triggering a debug action using the captured values.Type: GrantFiled: July 25, 2012Date of Patent: September 8, 2015Assignee: Advanced Micro Devices, Inc.Inventors: Scott P. Nixon, Tiger Lu, Eric M. Rentschler
-
Patent number: 8959398Abstract: An integrated circuit with debug capability includes a first packer and synchronizer to combine a multiple number of values of a first trigger signal received from a first circuit to form a first packed trigger signal and to output a synchronized first packed trigger signal in response to a trigger clock signal, the first trigger signal being synchronous with a first source clock signal, a first logic gate to provide a first output trigger signal indicative of whether any of the first multiple number of values of the first trigger signal in the first synchronized packed trigger signal is in a first state, and a debug state machine responsive to the first output trigger signal to selectively provide a first action signal.Type: GrantFiled: August 16, 2012Date of Patent: February 17, 2015Assignee: Advanced Micro Devices, Inc.Inventors: Scott P. Nixon, Eric M. Rentschler
-
Patent number: 8832500Abstract: An integrated circuit with multiple clock domain tracing capability includes a debug module including a global time stamp counter for counting pulses of a reference clock signal to provide a global time stamp, a first granularity counter for counting pulses of a first clock signal to provide a first granularity count, a second granularity counter for counting pulses of a second clock signal to provide a second granularity count and a trace cache buffer for selectively storing in a first partition the global time stamp, the first granularity count, and first data synchronous to the first clock signal, and for selectively storing in a second partition the global time stamp, the second granularity count, and second data synchronous to the second clock signal.Type: GrantFiled: August 10, 2012Date of Patent: September 9, 2014Assignee: Advanced Micro Devices, Inc.Inventors: Scott P. Nixon, Eric M. Rentschler
-
Publication number: 20140122929Abstract: A method and apparatus for distributed on-chip debug triggering is presented. A first bus includes a plurality of lines and a debugging state machine configurable to monitor the plurality of lines of the first bus. One or more nodes are configurable to detect triggering events and provide, in response to detecting one or more triggering events, signals to the debugging state machine using a first subset of the plurality of lines that is allocated to the node(s).Type: ApplicationFiled: October 31, 2012Publication date: May 1, 2014Inventors: Scott P. Nixon, Eric M. Rentschler
-
Publication number: 20140053036Abstract: A system and method for efficiently debugging an integrated circuit with on-die hardware. A processor core includes an on-die debug state machine (DSM). The DSM includes multiple programmable storage elements for storing parameter values corresponding to multiple contexts. Each context is associated with a given one of multiple instruction sequences, such as at least threads and power-performance states. The DSM detects a sequence identifier (ID) and selects a context based on the sequence ID. The corresponding parameter values are used by transition conditions (triggers) and taken debug actions in a finite state machine (FSM) within the DSM. Each state and transition in the FSM is used by each one of the multiple contexts. The programmable DSM shares many resources, rather than replicating them, while being used for multiple sequences.Type: ApplicationFiled: August 15, 2012Publication date: February 20, 2014Inventors: Scott P. Nixon, Eric M. Rentschler
-
Publication number: 20140053027Abstract: An integrated circuit with debug capability includes a first packer and synchronizer to combine a multiple number of values of a first trigger signal received from a first circuit to form a first packed trigger signal and to output a synchronized first packed trigger signal in response to a trigger clock signal, the first trigger signal being synchronous with a first source clock signal, a first logic gate to provide a first output trigger signal indicative of whether any of the first multiple number of values of the first trigger signal in the first synchronized packed trigger signal is in a first state, and a debug state machine responsive to the first output trigger signal to selectively provide a first action signal.Type: ApplicationFiled: August 16, 2012Publication date: February 20, 2014Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Scott P. Nixon, Eric M. Rentschler
-
Publication number: 20140047262Abstract: An integrated circuit with multiple clock domain tracing capability includes a debug module including a global time stamp counter for counting pulses of a reference clock signal to provide a global time stamp, a first granularity counter for counting pulses of a first clock signal to provide a first granularity count, a second granularity counter fir counting pulses of a second clock signal to provide a second granularity count and a trace cache buffer for selectively storing in a first partition the global time stamp, the first granularity count, and first data synchronous to the first clock signal, and for selectively storing in a second partition the global time stamp, the second granularity count, and second data synchronous to the second clock signal.Type: ApplicationFiled: August 10, 2012Publication date: February 13, 2014Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Scott P. Nixon, Eric M. Rentschler
-
Publication number: 20140032801Abstract: The present invention provides a method and apparatus for dynamically configuring debug triggering patterns. One example embodiment of the method includes comparing values of bits received on a first subset of a plurality of lines of a bus with a first pattern of bits and capturing values of bits received on a second subset of the plurality of lines of the bus in response to the comparison indicating that the values of the bits received on the first subset of the lines match the first pattern of bits. The exemplary embodiment of the method also includes defining a second pattern for triggering a debug action using the captured values.Type: ApplicationFiled: July 25, 2012Publication date: January 30, 2014Inventors: Scott P. Nixon, Tiger Lu Lu, Eric M. Rentschler
-
Patent number: 8566645Abstract: A processor or an integrated circuit chip including a debug state machine (DSM) that allows for programming complex triggering sequences for flexible and efficient debug visibility is disclosed. The DSM centralizes control of local debug functions such as trace start and stop, trace filtering, cross triggering between DSMs, clock stopping, triggering a system debug mode interrupt, flexible microcode interface, and the like. The DSM is configured to receive triggers from a processor core, other DSMs, a northbridge, other sockets, and the like and initiate a programmed action on a condition that a corresponding trigger or a sequence of triggers occurs.Type: GrantFiled: December 2, 2010Date of Patent: October 22, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Eric Rentschler, Steven J. Kommrusch, Scott P. Nixon
-
Publication number: 20120144240Abstract: A processor or an integrated circuit chip including a debug state machine (DSM) that allows for programming complex triggering sequences for flexible and efficient debug visibility is disclosed. The DSM centralizes control of local debug functions such as trace start and stop, trace filtering, cross triggering between DSMs, clock stopping, triggering a system debug mode interrupt, flexible microcode interface, and the like. The DSM is configured to receive triggers from a processor core, other DSMs, a northbridge, other sockets, and the like and initiate a programmed action on a condition that a corresponding trigger or a sequence of triggers occurs.Type: ApplicationFiled: December 2, 2010Publication date: June 7, 2012Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Eric Rentschler, Steven J. Kommrusch, Scott P. Nixon