Patents by Inventor Scott Stoller
Scott Stoller has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11967386Abstract: An apparatus can include a touch-up component. The touch-up component can detect that at least one memory cell of a page of memory cells has lost a portion of a charge. The touch-up component can set touch-up parameters for the page of memory cells. The touch-up component can cause a transfer of data from the page of memory cells to a cache. The touch-up component can reprogram the at least one memory cell using the set touch-up parameters.Type: GrantFiled: May 18, 2022Date of Patent: April 23, 2024Assignee: Micron Technology, Inc.Inventors: Bin Wang, Pitamber Shukla, Scott A. Stoller
-
Patent number: 11966303Abstract: Exemplary methods, apparatuses, and systems including memory self-recovery management to correct failures due to soft-error rate events. The self-recovery manager detects a failure of a memory device. The self-recovery manager retrieves a set of register values from the memory device. The self-recovery manager stores the set of register values from the memory device. The self-recovery manager issues a reset command to the memory device, the reset command including generating a re-initialized set of register values. The self-recovery manager compares the set of register values with the re-initialized set of register values. The self-recovery manager triggering a self-recovery attempt using the comparison of the set of register values with the re-initialized set of register values.Type: GrantFiled: July 29, 2022Date of Patent: April 23, 2024Assignee: MICRON TECHNOLOGY, INC.Inventors: Robert Mason, Scott A. Stoller, Pitamber Shukla, Kenneth W. Marr, Chi Ming Chu, Hossein Afkhami
-
Patent number: 11942783Abstract: A system and method for data collection and aggregation using a distributed network of communications enabled sensors connected to another primary network to achieve a secondary out-of-band monitoring perspective, for example, in power grids. The data collection system includes an aggregation and processing server configured to collect data from a variety of sensors adjacent to the monitored network each sensor includes secondary power such that it can continue data transmission even during power grid outages. The data collection system includes a method for secure real-time data ingest, machine learning enabled analysis, risk assessment, and anomaly detection on a broad geographic scale irrespective of isolated network boundaries.Type: GrantFiled: August 29, 2021Date of Patent: March 26, 2024Assignee: Cable Television Laboratories, Inc.Inventors: Scott L. Caruso, Jason W. Rupe, Robert F. Cruickshank, III, Daniel Stoller, Hunter Albright
-
Publication number: 20230393955Abstract: Exemplary methods, apparatuses, and systems including memory self-recovery management to correct failures due to soft-error rate events. The self-recovery manager detects a failure of a memory device. The self-recovery manager retrieves a set of register values from the memory device. The self-recovery manager stores the set of register values from the memory device. The self-recovery manager issues a reset command to the memory device, the reset command including generating a re-initialized set of register values. The self-recovery manager compares the set of register values with the re-initialized set of register values. The self-recovery manager triggering a self-recovery attempt using the comparison of the set of register values with the re-initialized set of register values.Type: ApplicationFiled: July 29, 2022Publication date: December 7, 2023Inventors: Robert Mason, Scott A. Stoller, Pitamber Shukla, Kenneth W. Marr, Chi Ming Chu, Hossein Afkhami
-
Publication number: 20230377664Abstract: An apparatus can include a touch-up component. The touch-up component can detect that at least one memory cell of a page of memory cells has lost a portion of a charge. The touch-up component can set touch-up parameters for the page of memory cells. The touch-up component can cause a transfer of data from the page of memory cells to a cache. The touch-up component can reprogram the at least one memory cell using the set touch-up parameters.Type: ApplicationFiled: May 18, 2022Publication date: November 23, 2023Inventors: Bin Wang, Pitamber Shukla, Scott A. Stoller
-
Publication number: 20230360708Abstract: Memory systems with flexible erase suspend-resume operations are described herein. In one embodiment, a memory device is configured to receive an erase suspend command while a first erase pulse of an erase operation is at a flattop voltage. In response, the memory device suspends the erase operation. The memory device further resumes the erase operation such that a second erase pulse of the erase operation is ramped to the flattop voltage. Absent intervening erase suspend operations, erase operations of the memory device can include a single erase pulse that remains at the flattop voltage for a total duration. A first total duration plus a second total duration the first and second erase pulses, respectively, remain at the flattop voltage remains less than or equal to the total duration the single erase pulse remains at the flattop voltage.Type: ApplicationFiled: May 9, 2022Publication date: November 9, 2023Inventors: Pitamber Shukla, Jiun-Horng Lai, Ching-Huang Lu, Fulvio Rori, Wai Ying Lo, Scott A. Stoller
-
Publication number: 20230317120Abstract: A determination is made that a memory device of a memory sub-system is to be transitioned to a sleep mode. A command is initiated to cause a standby circuit associated with the memory device to enter into a low power mode while a power supply of the memory sub-system is maintained in a powered state. In the low power mode, a reference voltage is supplied to a voltage regulator of the standby circuit to supply a standby current level to the memory device during the sleep mode.Type: ApplicationFiled: December 22, 2020Publication date: October 5, 2023Inventors: Shuai Xu, Michele Piccardi, Arvind Muralidharan, June Lee, Qisong Lin, Scott A. Stoller, Jun Shen
-
Patent number: 11721404Abstract: Apparatuses and methods for operating mixed mode blocks. One example method can include tracking single level cell (SLC) mode cycles and extra level cell (XLC) mode cycles performed on the mixed mode blocks, maintaining a mixed mode cycle count corresponding to the mixed mode blocks, and adjusting the mixed mode cycle count differently for mixed mode blocks operated in a SLC mode than for mixed blocks operated in a XLC mode.Type: GrantFiled: September 24, 2021Date of Patent: August 8, 2023Assignee: Micron Technology, Inc.Inventors: Kishore K. Muchherla, Ashutosh Malshe, Preston A. Thomson, Michael G. Miller, Gary F. Besinga, Scott A. Stoller, Sampath K. Ratnam, Renato C. Padilla, Peter Feeley
-
Patent number: 11709616Abstract: A method is described that includes determining a number of program and erase cycles associated with a block of pages of a memory device and determining a preprogram voltage based on the number of program and erase cycles to apply to the block of pages prior to an erase operation. The method further includes applying the preprogram voltage to the block of pages and performing an erase operation on the block of pages following application of the preprogram voltage to the block of pages.Type: GrantFiled: August 18, 2022Date of Patent: July 25, 2023Assignee: MICRON TECHNOLOGY, INC.Inventors: Priya Venkataraman, Pitamber Shukla, Scott A. Stoller, Giuseppina Puzzilli, Niccolo′ Righetti
-
Publication number: 20230214299Abstract: Read calibration by sector of memory can include reading a page of memory, having more than one sector, with a read level, such as a default read level. In response to an error, such as an uncorrectable error correction code read result, the respective read level can be calibrated for each sector to yield a respective calibrated read level per sector. The page of memory can be read with the respective calibrated read level per sector. The calibrated read levels can be stored.Type: ApplicationFiled: December 31, 2021Publication date: July 6, 2023Inventors: Priya Venkataraman, Pitamber Shukla, Vipul Patel, Scott A. Stoller
-
Patent number: 11688483Abstract: A processing device in a memory system detects a data loss occurrence in a block of a memory component. The processing device further designates the block as a quarantined block, performs a stress test on the block, and depending on whether the stress test on the block satisfies a testing criterion, either designates the block as usable by the memory component or retires the block of the memory component.Type: GrantFiled: November 8, 2021Date of Patent: June 27, 2023Assignee: Micron Technology, Inc.Inventors: Kishore Kumar Muchherla, Sampath K. Ratnam, Scott A. Stoller, Preston A. Thomson, Kevin R. Brandt, Marc S. Hamilton, Christopher S. Hale
-
Publication number: 20230197157Abstract: A method includes determining, for a set of memory cells of a word line group, a parameter corresponding to a quality of the set of memory cells of the word line group and determining, for the set of memory cells, a range of voltage offset values corresponding to the parameter. The method can further include determining a voltage offset to be applied to the set of memory cells of the word line group based on the parameter or the range of voltage offset values, or both and applying a signal corresponding to the determined voltage offset to the set of memory cells of the word line group.Type: ApplicationFiled: May 10, 2022Publication date: June 22, 2023Inventors: Sandeep Kadasani, Pitamber Shukla, Scott A. Stoller, Renato Padilla, Chi Ming Chu
-
Patent number: 11601442Abstract: A system associated with detecting a cyber-attack and reconstructing events associated with a cyber-attack campaign, is disclosed. The system performs various operations that include receiving an audit data stream associated with cyber events. The system identifies trustworthiness values in a portion of data associated with the cyber events and assigns provenance tags to the portion of the data based on the identified trustworthiness values. An initial visual representation is generated based on the assigned provenance tags to the portion of the data. The initial visual representation is condensed based on a backward traversal of the initial visual representation in identifying a shortest path from a suspect node to an entry point node. A scenario visual representation is generated that specifies nodes most relevant to the cyber events associated with the cyber-attack based on the identified shortest path. A corresponding method and computer-readable medium are also disclosed.Type: GrantFiled: August 19, 2019Date of Patent: March 7, 2023Assignees: THE RESEARCH FOUNDATION FOR THE STATE UNIVERSITY OF NEW YORK, THE BOARD OF TRUSTEES OF THE UNIVERSITY OF ILLINOISInventors: Ramasubramanian Sekar, Junao Wang, Md Nahid Hossain, Sadegh M. Milajerdi, Birhanu Eshete, Rigel Gjomemo, V. N. Venkatakrishnan, Scott Stoller
-
Patent number: 11594292Abstract: Described are systems and methods for providing power loss immunity in memory programming operations. An example memory device comprises: a memory array comprising a plurality of memory cells electrically coupled to a plurality of wordlines and a plurality of bitlines; and a controller coupled to the memory array, the controller to perform operations comprising: causing a programming pulse to be applied to to one or more wordlines of the memory array; responsive to determining that a threshold voltage of one or more memory cells of the memory array has reached a pre-program verify level, causing a first bias voltage level to be applied to a first subset of bitlines of the memory array and causing a second bias voltage level to be applied to a second subset of bitlines of the memory array.Type: GrantFiled: April 23, 2021Date of Patent: February 28, 2023Assignee: Micron Technology, Inc.Inventors: Scott A. Stoller, Pitamber Shukla, Kishore Kumar Muchherla, Fulvio Rori, Bin Wang
-
Publication number: 20220391125Abstract: A method is described that includes determining a number of program and erase cycles associated with a block of pages of a memory device and determining a preprogram voltage based on the number of program and erase cycles to apply to the block of pages prior to an erase operation. The method further includes applying the preprogram voltage to the block of pages and performing an erase operation on the block of pages following application of the preprogram voltage to the block of pages.Type: ApplicationFiled: August 18, 2022Publication date: December 8, 2022Inventors: Priya Venkataraman, Pitamber Shukla, Scott A. Stoller, Giuseppina Puzzilli, Niccolo' Righetti
-
Publication number: 20220343985Abstract: Described are systems and methods for providing power loss immunity in memory programming operations. An example memory device comprises: a memory array comprising a plurality of memory cells electrically coupled to a plurality of wordlines and a plurality of bitlines; and a controller coupled to the memory array, the controller to perform operations comprising: causing a programming pulse to be applied to to one or more wordlines of the memory array; responsive to determining that a threshold voltage of one or more memory cells of the memory array has reached a pre-program verify level, causing a first bias voltage level to be applied to a first subset of bitlines of the memory array and causing a second bias voltage level to be applied to a second subset of bitlines of the memory array.Type: ApplicationFiled: April 23, 2021Publication date: October 27, 2022Inventors: Scott A. Stoller, Pitamber Shukla, Kishore Kumar Muchherla, Fulvio Rori, Bin Wang
-
Patent number: 11468949Abstract: A method and system for temperature-dependent operations in a memory device are described. Temperature measurements of a memory device are recorded. A determination that a temperature measurement of the memory device satisfies a threshold temperature value is performed. In response to the determination, execution of a background operation in the memory device is delayed, and host system operation(s) continue to be executed in the memory device while execution of the background operation is delayed.Type: GrantFiled: March 12, 2021Date of Patent: October 11, 2022Assignee: MICRON TECHNOLOGY, INC.Inventors: Pitamber Shukla, Giuseppina Puzzilli, Niccolo′ Righetti, Scott A. Stoller, Priya Venkataraman
-
Patent number: 11461035Abstract: A method is described that includes determining a number of program and erase cycles associated with a block of pages of a memory device and determining a preprogram voltage based on the number of program and erase cycles to apply to the block of pages prior to an erase operation. The method further includes applying the preprogram voltage to the block of pages and performing an erase operation on the block of pages following application of the preprogram voltage to the block of pages.Type: GrantFiled: December 18, 2020Date of Patent: October 4, 2022Assignee: MICRON TECHNOLOGY, INC.Inventors: Priya Venkataraman, Pitamber Shukla, Scott A. Stoller, Giuseppina Puzzilli, Niccolo' Righetti
-
Publication number: 20220293184Abstract: A method and system for temperature-dependent operations in a memory device are described. Temperature measurements of a memory device are recorded. A determination that a temperature measurement of the memory device satisfies a threshold temperature value is performed. In response to the determination, execution of a background operation in the memory device is delayed, and host system operation(s) continue to be executed in the memory device while execution of the background operation is delayed.Type: ApplicationFiled: March 12, 2021Publication date: September 15, 2022Inventors: Pitamber SHUKLA, Giuseppina PUZZILLI, Niccolo' RIGHETTI, Scott A. STOLLER, Priya VENKATARAMAN
-
Patent number: 11443812Abstract: A method is described that includes performing a first erase operation on a set of memory cells of a memory device using an erase voltage, which is set to a first voltage value and adjusting the erase voltage to a second voltage value based on feedback from performance of at least the first erase operation. The method further includes performing a second erase operation on the set of memory cells using the erase voltage, which is set to the second voltage value. In this configuration, the erase voltage set to the second voltage value is an initial voltage applied to the set of memory cells to perform erase operations such that each subsequent erase operation on the set of memory cells following the first erase operation uses an erase voltage that is equal to or greater than the second voltage value when erasing the first set of memory cells.Type: GrantFiled: December 18, 2020Date of Patent: September 13, 2022Assignee: MICRON TECHNOLOGY, INC.Inventors: Scott A. Stoller, Pitamber Shukla, Priya Venkataraman, Giuseppina Puzzilli, Niccolo′ Righetti