Patents by Inventor Se-heon BAEK
Se-heon BAEK has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11069415Abstract: The non-volatile memory device includes a memory cell array including a plurality of memory cells and a voltage generator configured to supply a voltage to the memory cell array. The voltage generator includes a charge pump circuit, a switching circuit, and a stage controller. The charge pump circuit includes a plurality of pump units and is configured to output a pump voltage and a pump current in accordance with a number of pump units that have received an input voltage among the plurality of pump units. The switching circuit is configured to output the pump voltage. The stage controller is configured to receive an input signal corresponding to the pump current and perform a stage control operation of generating a stage control signal for controlling the number of pump units to be driven.Type: GrantFiled: August 3, 2020Date of Patent: July 20, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Se-heon Baek, Dae-seok Byeon, Ki-chang Jang, Young-sun Min
-
Patent number: 10910071Abstract: There are provided a method of operating a voltage generator. The method includes providing a reference voltage, sensing a magnitude of a charge current for increasing voltages of a plurality of word lines based on the reference voltage, determining whether the sensed magnitude of the charge current is greater than a peak current value, increasing the reference voltage in accordance with a first slope when the sensed magnitude of the charge current is less than or equal to the peak current value, and increasing the reference voltage in accordance with a second slope less than the first slope when the detected magnitude of the charge current is greater than the peak current value.Type: GrantFiled: July 10, 2019Date of Patent: February 2, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Se-heon Baek, Ki-chang Jang, Dae-seok Byeon
-
Patent number: 10867639Abstract: The memory device includes a memory cell array including a plurality of memory cells and a voltage generator configured to supply a voltage to the memory cell array. The voltage generator includes a charge pump circuit, a switching circuit, and a stage controller. The charge pump circuit includes a plurality of pump units and is configured to output a pump voltage and a pump current in accordance with a number of pump units that have received an input voltage among the plurality of pump units. The switching circuit is configured to output the pump voltage. The stage controller is configured to receive an input signal corresponding to the pump current and perform a stage control operation of generating a stage control signal for controlling the number of pump units to be driven.Type: GrantFiled: July 3, 2019Date of Patent: December 15, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Se-heon Baek, Dae-seok Byeon, Ki-chang Jang, Young-sun Min
-
Publication number: 20200365216Abstract: The non-volatile memory device includes a memory cell array including a plurality of memory cells and a voltage generator configured to supply a voltage to the memory cell array. The voltage generator includes a charge pump circuit, a switching circuit, and a stage controller. The charge pump circuit includes a plurality of pump units and is configured to output a pump voltage and a pump current in accordance with a number of pump units that have received an input voltage among the plurality of pump units. The switching circuit is configured to output the pump voltage. The stage controller is configured to receive an input signal corresponding to the pump current and perform a stage control operation of generating a stage control signal for controlling the number of pump units to be driven.Type: ApplicationFiled: August 3, 2020Publication date: November 19, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Se-heon BAEK, Dae-seok BYEON, Ki-chang JANG, Young-sun MIN
-
Publication number: 20200185041Abstract: There are provided a method of operating a voltage generator. The method includes providing a reference voltage, sensing a magnitude of a charge current for increasing voltages of a plurality of word lines based on the reference voltage, determining whether the sensed magnitude of the charge current is greater than a peak current value, increasing the reference voltage in accordance with a first slope when the sensed magnitude of the charge current is less than or equal to the peak current value, and increasing the reference voltage in accordance with a second slope less than the first slope when the detected magnitude of the charge current is greater than the peak current value.Type: ApplicationFiled: July 10, 2019Publication date: June 11, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Se-heon Baek, Ki-chang Jang, Dae-seok Byeon
-
Publication number: 20200111513Abstract: The memory device includes a memory cell array including a plurality of memory cells and a voltage generator configured to supply a voltage to the memory cell array. The voltage generator includes a charge pump circuit, a switching circuit, and a stage controller. The charge pump circuit includes a plurality of pump units and is configured to output a pump voltage and a pump current in accordance with a number of pump units that have received an input voltage among the plurality of pump units. The switching circuit is configured to output the pump voltage. The stage controller is configured to receive an input signal corresponding to the pump current and perform a stage control operation of generating a stage control signal for controlling the number of pump units to be driven.Type: ApplicationFiled: July 3, 2019Publication date: April 9, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Se-heon BAEK, Dae-seok BYEON, Ki-chang JANG, Young-sun MIN
-
Patent number: 10600488Abstract: A non-volatile memory device may include a memory cell array including a plurality of planes, a page buffer connected to the memory cell array and corresponding to each of the plurality of planes, and a decoupling circuit. The page buffer is configured to receive a bit line voltage control signal (BLSHF) via a first node. The decoupling circuit is connected to the first node. The decoupling circuit includes at least one decoupling capacitor configured to execute charge sharing via the first node.Type: GrantFiled: November 12, 2018Date of Patent: March 24, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-ho Song, Se-heon Baek, Yong-sung Cho
-
Publication number: 20190080770Abstract: A non-volatile memory device may include a memory cell array including a plurality of planes, a page buffer connected to the memory cell array and corresponding to each of the plurality of planes, and a decoupling circuit. The page buffer is configured to receive a bit line voltage control signal (BLSHF) via a first node. The decoupling circuit is connected to the first node. The decoupling circuit includes at least one decoupling capacitor configured to execute charge sharing via the first node.Type: ApplicationFiled: November 12, 2018Publication date: March 14, 2019Applicant: Samsung Electronics Co., Ltd.Inventors: Jung-ho SONG, Se-heon BAEK, Yong-sung CHO
-
Patent number: 10192624Abstract: A non-volatile memory device may include a memory cell array including a plurality of planes, a page buffer connected to the memory cell array and corresponding to each of the plurality of planes, and a decoupling circuit. The page buffer is configured to receive a bit line voltage control signal (BLSHF) via a first node. The decoupling circuit is connected to the first node. The decoupling circuit includes at least one decoupling capacitor configured to execute charge sharing via the first node.Type: GrantFiled: April 24, 2017Date of Patent: January 29, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-ho Song, Se-heon Baek, Yong-sung Cho
-
Patent number: 10008270Abstract: A programming method of a non-volatile memory device including a plurality of memory cells arranged in a plurality of cell strings includes sequentially applying a first pass voltage to unselected word lines of word lines connected to the plurality of memory cells during a first interval and a second pass voltage higher than the first pass voltage to the unselected word lines during a second interval; and applying a discharge voltage lower than a program voltage to a selected word line of the word lines connected to the plurality of memory cells after applying the program voltage to the selected word line in the first interval, and applying the program voltage to the selected word line during the second interval.Type: GrantFiled: December 19, 2016Date of Patent: June 26, 2018Assignees: SAMSUNG ELECTRONICS CO., LTD., INDUSTRY-ACADEMIC COOPERATION FOUNDATION, YONSEI UNIVERSITYInventors: Yo-han Lee, Ji-suk Kim, Chang-yeon Yu, Jin-young Chun, Se-heon Baek, Jun-young Ko, Seong-ook Jung, Ji-su Kim
-
Patent number: 9978458Abstract: A data read operation method of a memory device includes applying a read voltage having a first preparation level and a first target level to a word line of a selected cell in the memory device to read a program state of the selected cell, applying a first read pass voltage having a second preparation level and a second target level to at least one word line of first non-selected cells not adjacent to the selected cell and in the same string as the selected cell, and applying a second read pass voltage having a third target level to a word line of at least one second non-selected cell adjacent to the selected cell.Type: GrantFiled: December 19, 2016Date of Patent: May 22, 2018Assignees: Samsung Electronics Co., Ltd., Industry-Academic Cooperation Foundation, Yonsei UniversityInventors: Yo-han Lee, Ji-suk Kim, Chang-yeon Yu, Jin-young Chun, Se-heon Baek, Jun-young Ko, Seong-ook Jung, Ji-su Kim
-
Publication number: 20180137920Abstract: A non-volatile memory device may include a memory cell array including a plurality of planes, a page buffer connected to the memory cell array and corresponding to each of the plurality of planes, and a decoupling circuit. The page buffer is configured to receive a bit line voltage control signal (BLSHF) via a first node. The decoupling circuit is connected to the first node. The decoupling circuit includes at least one decoupling capacitor configured to execute charge sharing via the first node.Type: ApplicationFiled: April 24, 2017Publication date: May 17, 2018Applicant: Samsung Electronics Co., Ltd.Inventors: Jung-ho SONG, Se-heon BAEK, Yong-sung CHO
-
Publication number: 20170287561Abstract: A programming method of a non-volatile memory device including a plurality of memory cells arranged in a plurality of cell strings includes sequentially applying a first pass voltage to unselected word lines of word lines connected to the plurality of memory cells during a first interval and a second pass voltage higher than the first pass voltage to the unselected word lines during a second interval; and applying a discharge voltage lower than a program voltage to a selected word line of the word lines connected to the plurality of memory cells after applying the program voltage to the selected word line in the first interval, and applying the program voltage to the selected word line during the second interval.Type: ApplicationFiled: December 19, 2016Publication date: October 5, 2017Applicants: Samsung Electronics Co., Ltd., Industry-Academic Cooperation Foundation, Yonsei UniversityInventors: YO-HAN LEE, Ji-suk KIM, Chang-yeon YU, Jin-young CHUN, Se-heon BAEK, Jun-young KO, Seong-ook JUNG, Ji-su KIM
-
Publication number: 20170278579Abstract: A data read operation method of a memory device includes applying a read voltage having a first preparation level and a first target level to a word line of a selected cell in the memory device to read a program state of the selected cell, applying a first read pass voltage having a second preparation level and a second target level to at least one word line of first non-selected cells not adjacent to the selected cell and in the same string as the selected cell, and applying a second read pass voltage having a third target level to a word line of at least one second non-selected cell adjacent to the selected cell.Type: ApplicationFiled: December 19, 2016Publication date: September 28, 2017Applicants: Samsung Electronics Co., Ltd., Industry-Academic Cooperation Foundation, Yonsei UniversityInventors: YO-HAN LEE, Ji-suk KIM, Chang-yeon YU, Jin-young CHUN, Se-heon BAEK, Jun-young KO, Seong-ook JUNG, Ji-su KIM