Patents by Inventor Se J. Hong

Se J. Hong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 4593351
    Abstract: Method and apparatus for the physical design of very large scale integrated (VLSI) circuits, and in particular the interconnection and wire routing between circuits formed on a chip. Apparatus is set forth for determining the wire routings in a VLSI circuit comprised of cells, wherein the cells are composed of electronic devices functioning as logic gates. Groups of cells may be interconnected to function as flip flops, shift registers and the like. A supervisory controller communicates with n, where n is an integer, identical multi-port processors, with one processor dedicated to each cell, for determining the wire routings between the respective cells. Each processor communicates simultaneously with its four adjacent neighbor processors to determine channel routings from one point to the next in the array of cells, wherein a channel routing includes vertical and horizontal paths. Following determination of global channel routings, exact vertical and horizontal tracks for the wire paths are assigned.
    Type: Grant
    Filed: June 18, 1984
    Date of Patent: June 3, 1986
    Assignee: International Business Machines Corporation
    Inventors: Se J. Hong, Ravindra K. Nair, Eugene Shapiro
  • Patent number: 4593363
    Abstract: For designing the layout of a master-slice VLSI chip steps for placing components and for determining the wiring pattern interconnecting them are alternated in an iterative process. The chip area is partitioned into subareas of decreasing size, the set of components is partitioned into subsets which fit to the respective subareas, and after each partitioning step the global wiring is determined for the existing subnets of the whole network. Due to this interrelation of placement and wiring procedures, advantages with respect to total wire length, overflow number of wires, and processing time can be gained.
    Type: Grant
    Filed: August 12, 1983
    Date of Patent: June 3, 1986
    Assignee: International Business Machines Corporation
    Inventors: Michael Burstein, Se J. Hong, Richard N. Pelavin
  • Patent number: 4539549
    Abstract: A method and apparatus for very rapidly determining a minimum or maximum data word from a list of such words in which the expected time for completing the determination of the minimum or maximum value decreases as the number of words in the list is increased. Each data word is stored in a dedicated processing element. Each processing element first outputs onto an open-collector bus a "0" in a position corresponding to the highest order "1" bit in the stored data word. The data signal thus assembled on the bus thus has a "0" at positions corresponding to the highest order "1" bit of each of the processing elements. In response to this data signal, a single controller transmits back to the processing elements a control signal having a "0" in and only in the lowest order "0" bit of the data signal received on the bus.
    Type: Grant
    Filed: December 30, 1982
    Date of Patent: September 3, 1985
    Assignee: International Business Machines Corporation
    Inventors: Se J. Hong, Ravindra Nair
  • Patent number: 4484292
    Abstract: Method and apparatus for the physical design of very large scale integrated (VLSI) circuits, and in particular the interconnection and wire routing between circuits formed on a chip. Apparatus is set forth for determining the wire routings in a VLSI circuit comprised of cells, wherein the cells are composed of electronic devices functioning as logic gates. Groups of cells may be interconnected to function as flip flops, shift registers and the like. A supervisory controller communicates with n, where n is an integer, identical multi-port processors, with one processor dedicated to each cell, for determining the wire routings between the respective cells. Each processor communicates simultaneously with its four adjacent neighbor processors to determine channel routings from one point to the next in the array of cells, wherein a channel routing includes vertical and horizontal paths. Following determination of global channel routings, exact vertical and horizontal tracks for the wire paths are assigned.
    Type: Grant
    Filed: June 12, 1981
    Date of Patent: November 20, 1984
    Assignee: International Business Machines Corporation
    Inventors: Se J. Hong, Ravindra K. Nair, Eugene Shapiro
  • Patent number: 4177355
    Abstract: This specification describes an array logic chip that can be used to encipher and decipher binary data. The array logic chip contains a matrix of input and output lines with the input lines divided into groups that are each addressed by a different decoder. The digits of a block of data to be encoded are arranged in sets according to the position of the digits in the block and a different set of digits is fed into each of the decoders of the array logic chip. Substitution of new digits for the original digits in each set is accomplished in the matrix by configuration of connections between a group of input lines and output lines of the arrays and in the decoders by changing the configuration of the decoders so as to vary the input lines of the matrix selected by the input signals to the decoders. Transposition or changing of position of the digits in the block of data is accomplished in the selection of the output lines to which any given group of input lines is connected.
    Type: Grant
    Filed: April 24, 1975
    Date of Patent: December 4, 1979
    Assignee: International Business Machines Corporation
    Inventors: Harold Fleisher, Se J. Hong
  • Patent number: 4029970
    Abstract: This specification describes a decoder for a programmable logic array (PLA) having opposite ends of input lines of the array connected to outputs of different decoders. Previously two-bit decoders were arranged on opposite sides of the array to generate input variables from two sets of two different input signals each and feed those input variables to four input lines. Here, instead of using two-bit decoders, four one-bit decoders are positioned on each side. The outputs of these one-bit decoders are programmable to change the connections between them and the input lines of the array. The arrangement permits the decoders to perform one-bit, two-bit decoding on signals on the same side of the input lines, to do two-bit decoding on signals on opposite sides of the array and in combination with other sets of decoders to do three and four-bit decoding of input signals.
    Type: Grant
    Filed: November 6, 1975
    Date of Patent: June 14, 1977
    Assignee: IBM Corporation
    Inventors: Se J. Hong, Daniel L. Ostapko
  • Patent number: 4025799
    Abstract: This specification describes a decoder for use in a programmable logic array (PLA) of the type having opposite ends of input lines of the array connected to outputs of different decoders. Instead of using the outputs of two two-bit decoders to drive four input lines, as was previously done, four one-bit decoders are used to drive the four input lines. This arrangement permits the one-bit decoders with minor modifications to be used to perform four one-bit decodes of four input signals, two two-bit decodes on two sets of two input signals on either side of the array and one two-bit decode on two input signals that are on opposite sides of the array.
    Type: Grant
    Filed: November 6, 1975
    Date of Patent: May 24, 1977
    Assignee: IBM Corporation
    Inventors: Dennis T. Cox, Se J. Hong, Daniel L. Ostapko
  • Patent number: 3958110
    Abstract: This specification describes arrays for performing logic functions which include circuitry for testing the arrays to see if the arrays will perform the logic functions that they were designed to perform. This circuitry eliminates the need for storing information as to logic functions performed by any particular array and allows a uniform testing sequence to be used in testing all the arrays.
    Type: Grant
    Filed: December 18, 1974
    Date of Patent: May 18, 1976
    Assignee: IBM Corporation
    Inventors: Se J. Hong, Daniel L. Ostapko
  • Patent number: RE30187
    Abstract: Error correcting apparatus is provided for correcting plural channels in error in a parallel channel information system. The information is encoded in a cross-channel direction as well as along the channel length. The encoded message after storage or transmission is decoded in the cross-channel direction and error correction provided in the in-channel direction in a given number of indicated channels. Orthogonally symmetrical redundancy enhances error correction while tending to minimize hardware. Plural independent codes interact to correct the plural channels in error. The error correcting capabilities of the codes may be matched, no limitation thereto intended.
    Type: Grant
    Filed: February 22, 1977
    Date of Patent: January 8, 1980
    Assignee: International Business Machines Corporation
    Inventors: Se J. Hong, Arvind M. Patel