Patents by Inventor Sead Zildzic
Sead Zildzic has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240087655Abstract: A system can include a memory device containing blocks made up of wordlines respectively connected to sets of memory cells, and a processing device, operatively coupled with the memory device to perform operations including responsive to receiving a read request that specifies a block, determining a value of a metric reflective of a number of programmed wordlines of the block. The operations can also include responsive to determining, based on the value of the metric, that the block is in a partially programmed state, identifying a read voltage offset corresponding to the value of the metric, and performing, using the read voltage offset, a read operation responsive to the read request.Type: ApplicationFiled: September 12, 2022Publication date: March 14, 2024Inventors: Nagendra Prasad Ganesh Rao, Paing Z. Htet, Sead Zildzic, JR., Thomas Fiala, Jian Huang, Zhenming Zhou
-
Patent number: 11923001Abstract: A programming operation is performed on a first set of memory cells addressable by a first wordline (WL), wherein the first set of memory cells are comprised by an open translation unit (TU) of memory cells. It is determined that a second set of memory cells comprised by the open TU are in a coarse programming state, wherein the second set of memory cells is addressable by a second WL. In response to determining that the second set of memory cells satisfies a threshold criterion, a programming state verify level associated with the second WL is reduced by a verify level offset. A programming state gate step size associated with each WL of the open TU is reduced by a predefined value. A programming operation is performed on the second set of memory cells using the reduced programming state verify level and the reduced programming state gate step size.Type: GrantFiled: January 20, 2022Date of Patent: March 5, 2024Assignee: Micron Technology, Inc.Inventors: Murong Lang, Zhenming Zhou, Jian Huang, Tingjun Xie, Jiangli Zhu, Nagendra Prasad Ganesh Rao, Sead Zildzic
-
Publication number: 20240071484Abstract: A memory device includes an array of memory cells, a plurality of access lines, and a controller. The array of memory cells includes a plurality of strings of series-connected memory cells. Each access line is connected to a control gate of a respective memory cell of each string of series-connected memory cells. The controller is configured to access the array of memory cells to program a selected memory cell of the array of memory cells to a first target level. The controller is further configured to apply a first voltage level to a first access line connected to the selected memory cell, and apply a second voltage level higher than the first voltage level to a second access line adjacent to the first access line. The controller is further configured to apply a third voltage level between the first voltage level and the second voltage level to a third access line adjacent to the first access line and connected to an erased memory cell, and sense a first threshold voltage of the selected memory cell.Type: ApplicationFiled: August 16, 2023Publication date: February 29, 2024Applicant: MICRON TECHNOLOGY, INC.Inventors: Massimo Ernesto Bertuccio, Sead Zildzic, JR.
-
Publication number: 20240069765Abstract: A system can include a processing device operatively coupled with the one or more memory devices, to perform operations that include writing data to the one or more memory devices and performing one or more scan operations on a management unit containing the data to determine a current value of a chosen data state metric. Each scan operation can be performed using a corresponding predetermined read-time parameter value. The operations can include determining whether the current value of the chosen data state metric satisfies a criterion, and can also include, responsive to determining that the current value of the chosen data state metric satisfies the criterion, selecting a remedial operation by determining whether redundancy metadata is included in a fault tolerant data stripe on the one or more memory devices. The operations can also include performing the remedial operation with respect to the management unit.Type: ApplicationFiled: August 24, 2022Publication date: February 29, 2024Inventors: Kishore Kumar Muchherla, Robert Loren O. Ursua, Sead Zildzic, Eric N. Lee, Jonathan S. Parry, Lakshmi Kalpana K. Vakati, Jeffrey S. McNeil
-
Publication number: 20240046990Abstract: Implementations described herein relate to a memory device with a fast write mode to mitigate power loss. In some implementations, the memory device may detect a condition associated with power supplied to the memory device. The memory device may detect one or more pending write operations to be performed to cause data to be written to memory cells of the memory device. The memory device may switch from a first voltage pattern, previously used by the memory device to write data to one or more memory cells of the memory device, to a second voltage pattern based on detecting the condition and based on detecting the one or more pending write operations. The memory device may perform at least one write operation, of the one or more pending write operations, using the second voltage pattern.Type: ApplicationFiled: August 3, 2022Publication date: February 8, 2024Inventors: Yu-Chung LIEN, Juane LI, Sead ZILDZIC, JR., Zhenming ZHOU
-
Publication number: 20240020002Abstract: Aspects of the present disclosure configure a system component, such as a memory sub-system controller, to store data according to a second memory storage process instead of a first memory storage process based on an underfill threshold.Type: ApplicationFiled: July 12, 2023Publication date: January 18, 2024Inventors: Tomer Eliash, Sead Zildzic, JR.
-
Publication number: 20230368845Abstract: A memory device includes a memory array having a plurality of wordlines coupled with respective memory cells of the memory array. Control logic is operatively coupled with the memory array, the control logic to perform operations including: determining, prior to performing a read operation at one or more strings of the respective memory cells, a number of wordlines that are associated with memory cells that have been programmed; adjusting, based on the number of wordlines, a read level voltage for a selected wordline of the one or more strings that is to be read during the read operation; and causing, during the read operation, the adjusted read level voltage to be applied to the selected wordline.Type: ApplicationFiled: April 24, 2023Publication date: November 16, 2023Inventors: Nagendra Prasad Ganesh Rao, Paing Z. Htet, Sead Zildzic, JR., Thomas Fiala
-
Publication number: 20230352098Abstract: A memory device includes a memory array and control logic, operatively coupled to the memory array, to perform operations including causing a read operation to be initiated with respect to a set of target cells, obtaining cell state information for each respective group of adjacent cells, for each target cell of the set of target cells, determining a state information bin of a set of state information bins based on the cell state information for its respective group of adjacent cells, and assigning each target cell of the set of target cells to the respective state information bin. Each state information bin of the set of state information bins defines a respective boost voltage level offset to be applied to perform boost voltage modulation.Type: ApplicationFiled: April 10, 2023Publication date: November 2, 2023Inventors: Nagendra Prasad Ganesh Rao, Dheeraj Srinivasan, Paing Z. Htet, Sead Zildzic, JR., Violante Moschiano
-
Publication number: 20230307053Abstract: A memory array includes a block including wordlines, bitlines, and strings each connected to a respective bitline. The block is divided into a sub-blocks. Each sub-block includes a respective set of the strings, and each string of the set of strings is located at a sub-block position within its respective sub-block. Control logic performs operations including selecting each sub-block, causing a first voltage to be applied to a dummy wordline to activate a first set of dummy cells and deactivate a second set of dummy cells, and causing a second voltage to be applied to a selected wordline. Each sub-block includes a single string corresponding to an open string connected to a dummy cell of the first set of dummy cells. The second voltage causes data to be read out from each open string to a respective page buffer.Type: ApplicationFiled: March 10, 2023Publication date: September 28, 2023Inventors: Paing Z. Htet, Akira Goda, Eric N. Lee, Jeffrey S. McNeil, Junwyn A. Lacsao, Kishore Kumar Muchherla, Sead Zildzic, Violante Moschiano
-
Publication number: 20230307058Abstract: A first program pass of a multi-pass program operation is caused to be performed at a memory array. A first program voltage is applied to a wordline of a block of the memory array to program one or more memory cells during the first program pass. Subsequent to the first program pass of the multi-pass program operation, a pre-read operation is caused to be performed to read data corresponding to the first program pass and from the one or more memory cells. Whether a shift of a threshold voltage corresponding to the one or more memory cells satisfies a condition related to a threshold voltage change is determined based on the pre-read operation. Responsive to determining that the shift of the threshold voltage satisfies the condition, an updated second program voltage of a second program pass of the multi-pass program operation is determined.Type: ApplicationFiled: February 15, 2023Publication date: September 28, 2023Inventors: Nagendra Prasad Ganesh Rao, Sead Zildzic, JR.
-
Patent number: 11715547Abstract: A system includes a memory array of sub-blocks, each sub-block including groups of memory cells, and a processing device. The processing device causes a first wordline to be programmed through the sub-blocks with a mask by causing to be programmed, to a first voltage level: a first group of memory cells of a first sub-block; and a second group of memory cells of a second sub-block. The processing device further scans a second wordline that has been programmed and is coupled to the first wordline, scanning includes: causing a custom wordline voltage to be applied to the second wordline, the custom wordline voltage to select groups of memory cells corresponding to those of the first wordline programmed to the first voltage level; concurrently reading data from the selected groups of memory cells of the second wordline; and performing, using the data, an error check of the second wordline.Type: GrantFiled: September 16, 2022Date of Patent: August 1, 2023Assignee: Micron Technology, Inc.Inventors: Kishore Kumar Muchherla, Violante Moschiano, Sead Zildzic, Junwyn A. Lacsao, Paing Z. Htet
-
Publication number: 20230206997Abstract: A programming operation is performed on a first set of memory cells addressable by a first wordline (WL), wherein the first set of memory cells are comprised by an open translation unit (TU) of memory cells. It is determined that a second set of memory cells comprised by the open TU are in a coarse programming state, wherein the second set of memory cells is addressable by a second WL. In response to determining that the second set of memory cells satisfies a threshold criterion, a programming state verify level associated with the second WL is reduced by a verify level offset. A programming state gate step size associated with each WL of the open TU is reduced by a predefined value. A programming operation is performed on the second set of memory cells using the reduced programming state verify level and the reduced programming state gate step size.Type: ApplicationFiled: January 20, 2022Publication date: June 29, 2023Inventors: Murong Lang, Zhenming Zhou, Jian Huang, Tingjun Xie, Jiangli Zhu, Nagendra Prasad Ganesh Rao, Sead Zildzic
-
Publication number: 20230206992Abstract: Control logic in a memory device selects two or more blocks of a plurality of blocks to concurrently scan during a scan operation. The control logic can further cause a first voltage to be applied to a dummy word line of each block of the two or more blocks to selectively couple a string of memory cells in each block of the two or more blocks to a different sense amplifier of a set of sense amplifiers coupled with the plurality of blocks. The control logic can cause a second voltage to be applied to a selected word line of each block of the two or more blocks to read a bit stored at a respective memory cell of the string of memory cells in each block out to the set of sense amplifier.Type: ApplicationFiled: December 16, 2022Publication date: June 29, 2023Inventors: Kishore Kumar Muchherla, Junwyn A. Lacsao, Jeffrey S. McNeil, Violante Moschiano, Paing Z. Htet, Sead Zildzic, Eric N. Lee
-
Publication number: 20230197163Abstract: A system includes a memory device including a memory array and control logic, operatively coupled with the memory array, to perform operations including receiving a set of commands to concurrently program a set of cells of the memory array with dummy data, the set of cells corresponding to a group of retired wordlines of the plurality of wordlines, in response to receiving the set of commands, obtaining the dummy data, and concurrently programming the set of cells with the dummy data by causing a ganged programming pulse to be applied to the set of cells.Type: ApplicationFiled: December 7, 2022Publication date: June 22, 2023Inventors: Jeffrey S. McNeil, Kishore Kumar Muchherla, Sead Zildzic, Akira Goda, Jonathan S. Parry, Violante Moschiano
-
Publication number: 20230145358Abstract: A method includes receiving, by control logic of a memory device, a copyback clear command from a processing device; causing, in response to the copyback clear command, a page buffer to perform a dual-strobe read operation on first memory cells configured as single-level cells, the dual-strobe read operation including a soft strobe at a first threshold voltage and a hard strobe at a second threshold voltage that are sensed between threshold voltage distributions of the first memory cells; causing the page buffer to determine a number of one bit values within the threshold voltage distributions detected in a threshold voltage range between the first/second threshold voltages; and causing, in response to the number of one bit values not satisfying a threshold criterion, a copyback of data in the first memory cells to second memory cells configured as high-level cells without intervention from the processing device.Type: ApplicationFiled: November 1, 2022Publication date: May 11, 2023Inventors: Jeffrey S. McNeil, Sivagnanam Parthasarathy, Kishore Kumar Muchherla, Patrick R. Khayat, Sead Zildzic, Violante Moschiano, James Fitzpatrick
-
Publication number: 20230012644Abstract: A system includes a memory array of sub-blocks, each sub-block including groups of memory cells, and a processing device. The processing device causes a first wordline to be programmed through the sub-blocks with a mask by causing to be programmed, to a first voltage level: a first group of memory cells of a first sub-block; and a second group of memory cells of a second sub-block. The processing device further scans a second wordline that has been programmed and is coupled to the first wordline, scanning includes: causing a custom wordline voltage to be applied to the second wordline, the custom wordline voltage to select groups of memory cells corresponding to those of the first wordline programmed to the first voltage level; concurrently reading data from the selected groups of memory cells of the second wordline; and performing, using the data, an error check of the second wordline.Type: ApplicationFiled: September 16, 2022Publication date: January 19, 2023Inventors: Kishore Kumar Muchherla, Violante Moschiano, Sead Zildzic, Junwyn A. Lacsao, Paing Z. Htet
-
Patent number: 11475969Abstract: A system includes a memory array with sub-blocks, each sub-block having groups of memory cells. A processing device, operatively coupled with the memory array, is to perform operations including performing, after a wordline is programmed through the sub-blocks, scanning of the wordline. The scanning includes selecting, to sample first data of the wordline, a first group of the groups of memory cells of a first sub-block of the sub-blocks; selecting, to sample second data of the wordline, a second group of the groups of memory cells of a second sub-block of the sub-blocks; concurrently reading the first data from the first group and the second data from the second group of the groups of memory cells; and performing an error check of the wordline using the first data and the second data.Type: GrantFiled: December 18, 2020Date of Patent: October 18, 2022Assignee: MICRON TECHNOLOGY, INC.Inventors: Kishore Kumar Muchherla, Violante Moschiano, Sead Zildzic, Junwyn A. Lacsao, Paing Z. Htet
-
Publication number: 20220199184Abstract: A system includes a memory array with sub-blocks, each sub-block having groups of memory cells. A processing device, operatively coupled with the memory array, is to perform operations including performing, after a wordline is programmed through the sub-blocks, scanning of the wordline. The scanning includes selecting, to sample first data of the wordline, a first group of the groups of memory cells of a first sub-block of the sub-blocks; selecting, to sample second data of the wordline, a second group of the groups of memory cells of a second sub-block of the sub-blocks; concurrently reading the first data from the first group and the second data from the second group of the groups of memory cells; and performing an error check of the wordline using the first data and the second data.Type: ApplicationFiled: December 18, 2020Publication date: June 23, 2022Inventors: Kishore Kumar Muchherla, Violante Moschiano, Sead Zildzic, Junwyn A. Lacsao, Paing Z. Htet
-
Patent number: 11231982Abstract: A processing device in a memory system incrementally adjusts a center read voltage for a first block of a memory device by a first offset amount to generate an adjusted read voltage and causes the adjusted read voltage to be applied to the first block to determine an adjusted bit count associated with the adjusted read voltage. The processing device further determines whether a difference between the adjusted bit count and a previous bit count associated with a previous read voltage satisfies a first threshold criterion pertaining to an error threshold, and responsive to the difference between the adjusted bit count and the previous bit count not satisfying the first threshold criterion, determines a read window for the first block based on the previous read voltage.Type: GrantFiled: January 28, 2021Date of Patent: January 25, 2022Assignee: Micron Technology, Inc.Inventors: Jung Sheng Hoei, Peter Sean Feeley, Sampath K. Ratnam, Sead Zildzic, Kishore Kumar Muchherla
-
Publication number: 20210149755Abstract: A processing device in a memory system incrementally adjusts a center read voltage for a first block of a memory device by a first offset amount to generate an adjusted read voltage and causes the adjusted read voltage to be applied to the first block to determine an adjusted bit count associated with the adjusted read voltage. The processing device further determines whether a difference between the adjusted bit count and a previous bit count associated with a previous read voltage satisfies a first threshold criterion pertaining to an error threshold, and responsive to the difference between the adjusted bit count and the previous bit count not satisfying the first threshold criterion, determines a read window for the first block based on the previous read voltage.Type: ApplicationFiled: January 28, 2021Publication date: May 20, 2021Inventors: Jung Sheng Hoei, Peter Sean Feeley, Sampath K. Ratnam, Sead Zildzic, Kishore Kumar Muchherla