Abstract: An ethernet device with safety features at the physical layer and a method for a bi-directional data transfer between two ethernet devices, includes at least one of two ethernet devices with safety features at the physical layer. The ethernet device can switch safety critical traffic from a first ethernet channel to a second ethernet channel if a safety problem has been detected for the first ethernet channel.

Abstract: A method and timing recovery circuit for recovering a sampling clock from a serial data stream encoded using Pulse-Amplitude-Modulation applies a filter pattern decoder to detected symbol sequence at more than two adjacent data symbols, particularly to the detected symbol patterns of four adjacent samples ?(k?2), ?(k?1), ?(k), ?(k+1), and calculates an estimated phase error e(k).

Abstract: An adaptive body biasing system for silicon on insulator semiconductor devices includes at least one biased logic domain; at least one adaptive body bias generator for generating variable bias voltage; at least one test pad for accessing the generated bias voltage generated by the at least one adaptive body bias generator; and at least one bias switch cell connecting the at least one adaptive body bias generator to the at least one test pad. The at least one bias switch cell is in high-resistive off state during normal operation of the semiconductor device and can be switched to low-resistive on state during test operation. The at least one adaptive body bias generator is connected to the at least one biased logic domain.

Abstract: An ethernet device with safety features at the physical layer and a method for a bi-directional data transfer between two ethernet devices, includes at least one of two ethernet devices with safety features at the physical layer. The ethernet device can switch safety critical traffic from a first ethernet channel to a second ethernet channel if a safety problem has been detected for the first ethernet channel.

Abstract: The invention relates to a method and ethernet physical layer device for detecting, classifying and localizing cable faults of an ethernet physical cable, particularly an automotive ethernet PHY, using a time domain reflectometry algorithm, using a hybrid mode for selectively subtracting sent signals from received signals for fault detection and classification and considering send and received signals during fault localization.

Abstract: An apparatus including a plurality of interface devices. The plurality of interface devices each include a first connection device for connecting to a transmission medium. A first interface device of the plurality of interface devices is configured to at least temporarily output at least a first signal, for example a test signal, of at least one second interface device of the plurality of interface devices via its first connection device.

Abstract: The invention relates to a method and timing recovery circuit for recovering a sampling clock from a serial data stream encoded using Pulse-Amplitude-Modulation, comprising: applying a filter pattern decoder to detected symbol sequence at more than two adjacent data symbols, particularly to the detected symbol patterns of four adjacent samples {circle around (y)}(k?2), {circle around (y)}(k?1), {circle around (y)}(k), {circle around (y)}(k+1), and calculating an estimated phase error e(k).

Abstract: A multi-mode line driver circuit supporting different communication standards includes an output for the network connection, and driver elements connected in parallel to the output. Each driver element is connected to a positive and negative supply voltage, and includes a resistor, a first switch and a second switch. The resistor is connected to the output and via the first switch to the positive supply voltage and via the second switch to the negative supply voltage. The driver circuit also includes at least one coding block with an input for a digital signal to be transmitted over the network connection. The coding block provides control signals for the first switch and the second switch for connecting the resistor of each driver element to the positive supply voltage or the negative supply voltage. The digital signal of the multi-mode line driver circuit is coded according to a communication standard.

Abstract: A method for an improved characterization of standard cells in a circuit design process is disclosed. Adaptive body biasing is considered during the design process by using simulation results of a cell set, a data-set for performance of the cell set, and a data-set for a hardware performance for a slow, typical and fast circuit property. Static deviations in a supply voltage are considered by determining a reference performance of a cell and a reference hardware performance monitor value at a PVT corner. A virtual regulation and adapting of body bias voltages of the cell set is performed such that the reference performance of the cell or the reference hardware performance monitor value will be reached at each PVT corner and for compensating the static deviation in the supply voltage. The results are provided in a library file.

Abstract: A method and an apparatus for reducing an effect of local process variations of a digital circuit on a hardware performance monitor includes measuring a set of performance values (c1, c2 . . . cn) of the digital circuit by n identical hardware performance monitors, where n is a natural number greater than 1, determining an average value cmean of the measured performance values (c1, c2 . . . cn), as an approximation of an ideal performance value c0, selecting one performance value cj of the set of performance values (c1, c2 . . . cn) by a controller, comparing the performance value cj with a reference value cref by a controller the controller, resulting in a deviation value ?c, and controlling an actuator by using the deviation ?c for regulating the local global process variations to the approximation cmean of the ideal performance value c0.

Abstract: The invention relates to a multicore processor and a method for dynamically adjusting a supply voltage and a clock frequency, with which an individual supply voltage and dock frequency adjustment, which depends on a current computing load, is facilitated for each processor core of a multicore processor. Thus, an assembly is disclosed where a local queue memory unit which is connected to the processor core, the internal memory unit, and the level converter is arranged in a voltage-variable region of the processor element in order to store events to be processed by the processor core. The invention is also directed to a method in that the required supply voltage U and the required clock frequency f are adjusted for each cycle in a controlled manner by the processor core of the respective processor element depending on the detection of a number of events to be processed which are stored in an internal queue memory unit.

Abstract: A RF frontend interface for a 61 GHz radio powered communication tag device with a built-in antenna includes an IC embedded in a silicon die with a top metallization layer and a dielectric resonant body linked to the silicon die. A high impedance antenna with two feed points is embedded into the top metallization layer and a RF rectifier and multiplier circuit connected to the antenna feed is integrated in the silicon die and symmetrically placed between the antenna feed points configured to stabilize the antenna resonant frequency with its inherent capacity against varying surrounding materials and generate a positive and negative DC output supply voltage against a bulk potential of the silicon die for directly operating a digital circuit in FDSOI technology embedded in the silicon die. The resonant body is configured to work as a wavelength translator in between the antenna and free space.

Abstract: The invention relates to a multicore processor and a method for dynamically adjusting a supply voltage and a clock frequency, with which an individual supply voltage and dock frequency adjustment, which depends on a current computing load, is facilitated for each processor core of a multicore processor. Thus, an assembly is disclosed where a local queue memory unit which is connected to the processor core, the internal memory unit, and the level converter is arranged in a voltage-variable region of the processor element in order to store events to be processed by the processor core. The invention is also directed to a method in that the required supply voltage U and the required clock frequency f are adjusted for each cycle in a controlled manner by the processor core of the respective processor element depending on the detection of a number of events to be processed which are stored in an internal queue memory unit.

Abstract: A method and a circuit for adaptive regulation of body bias voltages controlling nmos and pmos transistors of an integrated circuit includes a digital circuit, a counter, a control unit and a charge pump. A first ring oscillator monitor measures a period duration of nmos transistors and a second ring oscillator monitor measures a period duration of pmos transistors. A first closed control loop adaptively regulates the performance cn of the body bias controlled nmos transistors of the digital circuit by comparing the measured period duration of nmos dominated first ring oscillator monitor to a period duration of a reference clock and a second closed control loop adaptively regulating the performance cp of the body bias controlled pmos transistors of the digital circuit by comparing the measured period duration of pmos dominated second ring oscillator monitor to the period duration of the reference clock.

Abstract: A method and a circuit for adaptive regulation of body bias voltages controlling nmos and pmos transistors of an integrated circuit includes a digital circuit, a counter, a control unit and a charge pump. A first ring oscillator monitor measures a period duration of nmos transistors and a second ring oscillator monitor measures a period duration of pmos transistors. A first closed control loop adaptively regulates the performance cn of the body bias controlled nmos transistors of the digital circuit by comparing the measured period duration of nmos dominated first ring oscillator monitor to a period duration of a reference clock and a second closed control loop adaptively regulating the performance cp of the body bias controlled pmos transistors of the digital circuit by comparing the measured period duration of pmos dominated second ring oscillator monitor to the period duration of the reference clock.

Abstract: A method and an apparatus for reducing the effect of local process variations of a digital circuit on a hardware performance monitor includes measuring a set of performance values cn of the digital circuit by n identical hardware performance monitors, where n is a natural number greater than 1, determining an average value cmean of the measured performance values cn, as an approximation of an ideal performance value c0, selecting one performance value cj of the set of performance values cn by a signal converter, comparing the performance value cj with a reference value cref by a controller, resulting in a deviation value ?c, and controlling an actuator by using the deviation ?c for regulating the local global process variations to the approximation cmean of the ideal performance value c0.

Abstract: An apparatus and a method for generation and adaptive regulation of body bias voltages of an integrated circuit efficiently generates control voltages for active body biasing The apparatus includes a digital circuit, a counter, a control unit and at least one charge pump. The control unit and the digital circuit are connected in a closed control loop, and the digital circuit comprises at least one hardware performance monitor to monitor a timing of a body bias voltage. The control loop is formed by a control path comprising the at least one charge pump, the hardware performance monitor and the control unit. The charge pump is controllably connected to the control unit to adjust the charge pump for generation and adaptive regulation of the body bias voltage according to a timing frequency difference between an output signal of the hardware performance monitor and a reference clock signal.

Abstract: A RF frontend interface for a 61 GHz radio powered communication tag device with a built-in antenna includes an IC embedded in a silicon die with a top metallization layer and a dielectric resonant body linked to the silicon die. A high impedance antenna with two feed points is embedded into the top metallization layer and a RF rectifier and multiplier circuit connected to the antenna feed is integrated in the silicon die and symmetrically placed between the antenna feed points configured to stabilize the antenna resonant frequency with its inherent capacity against varying surrounding materials and generate a positive and negative DC output supply voltage against a bulk potential of the silicon die for directly operating a digital circuit in FDSOI technology embedded in the silicon die. The resonant body is configured to work as a wavelength translator in between the antenna and free space.

Abstract: A method for an improved characterization of standard cells in a circuit design process is disclosed. Adaptive body biasing is considered during the design process by using simulation results of a cell set, a data-set for performance of the cell set, and a data-set for a hardware performance for a slow, typical and fast circuit property. Static deviations in a supply voltage are considered by determining a reference performance of a cell and a reference hardware performance monitor value at a PVT corner. A virtual regulation and adapting of body bias voltages of the cell set is performed such that the reference performance of the cell or the reference hardware performance monitor value will be reached at each PVT corner and for compensating the static deviation in the supply voltage. The results are provided in a library file.

Abstract: An apparatus and a method for generation and adaptive regulation of body bias voltages of an integrated circuit efficiently generates control voltages for active body biasing The apparatus includes a digital circuit, a counter, a control unit and at least one charge pump. The control unit and the digital circuit are connected in a closed control loop, and the digital circuit comprises at least one hardware performance monitor to monitor a timing of a body bias voltage. The control loop is formed by a control path comprising the at least one charge pump, the hardware performance monitor and the control unit. The charge pump is controllably connected to the control unit to adjust the charge pump for generation and adaptive regulation of the body bias voltage according to a timing frequency difference between an output signal of the hardware performance monitor and a reference clock signal.