Patents by Inventor Sebastian Hoppner
Sebastian Hoppner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11361800Abstract: A method for an improved characterization of standard cells in a circuit design process is disclosed. Adaptive body biasing is considered during the design process by using simulation results of a cell set, a data-set for performance of the cell set, and a data-set for a hardware performance for a slow, typical and fast circuit property. Static deviations in a supply voltage are considered by determining a reference performance of a cell and a reference hardware performance monitor value at a PVT corner. A virtual regulation and adapting of body bias voltages of the cell set is performed such that the reference performance of the cell or the reference hardware performance monitor value will be reached at each PVT corner and for compensating the static deviation in the supply voltage. The results are provided in a library file.Type: GrantFiled: January 16, 2018Date of Patent: June 14, 2022Assignee: RACYICS GMBHInventors: Dennis Walter, Sebastian Höppner, Holger Eisenreich
-
Patent number: 11183224Abstract: A method and an apparatus for reducing an effect of local process variations of a digital circuit on a hardware performance monitor includes measuring a set of performance values (c1, c2 . . . cn) of the digital circuit by n identical hardware performance monitors, where n is a natural number greater than 1, determining an average value cmean of the measured performance values (c1, c2 . . . cn), as an approximation of an ideal performance value c0, selecting one performance value cj of the set of performance values (c1, c2 . . . cn) by a controller, comparing the performance value cj with a reference value cref by a controller the controller, resulting in a deviation value ?c, and controlling an actuator by using the deviation ?c for regulating the local global process variations to the approximation cmean of the ideal performance value c0.Type: GrantFiled: April 10, 2018Date of Patent: November 23, 2021Assignee: RACYICS GMBHInventors: Sebastian Höppner, Jörg Schreiter
-
Patent number: 11163352Abstract: The invention relates to a multicore processor and a method for dynamically adjusting a supply voltage and a clock frequency, with which an individual supply voltage and dock frequency adjustment, which depends on a current computing load, is facilitated for each processor core of a multicore processor. Thus, an assembly is disclosed where a local queue memory unit which is connected to the processor core, the internal memory unit, and the level converter is arranged in a voltage-variable region of the processor element in order to store events to be processed by the processor core. The invention is also directed to a method in that the required supply voltage U and the required clock frequency f are adjusted for each cycle in a controlled manner by the processor core of the respective processor element depending on the detection of a number of events to be processed which are stored in an internal queue memory unit.Type: GrantFiled: May 18, 2018Date of Patent: November 2, 2021Assignee: Technische Universität DresdenInventors: Sebastian Höppner, Bernhard Vogginer, Yexin Yan, Christian Mayr
-
Patent number: 11062194Abstract: A RF frontend interface for a 61 GHz radio powered communication tag device with a built-in antenna includes an IC embedded in a silicon die with a top metallization layer and a dielectric resonant body linked to the silicon die. A high impedance antenna with two feed points is embedded into the top metallization layer and a RF rectifier and multiplier circuit connected to the antenna feed is integrated in the silicon die and symmetrically placed between the antenna feed points configured to stabilize the antenna resonant frequency with its inherent capacity against varying surrounding materials and generate a positive and negative DC output supply voltage against a bulk potential of the silicon die for directly operating a digital circuit in FDSOI technology embedded in the silicon die. The resonant body is configured to work as a wavelength translator in between the antenna and free space.Type: GrantFiled: February 18, 2020Date of Patent: July 13, 2021Assignee: RACYICS GMBHInventors: Thomas Klosa, Sebastian Höppner
-
Publication number: 20210124407Abstract: The invention relates to a multicore processor and a method for dynamically adjusting a supply voltage and a clock frequency, with which an individual supply voltage and dock frequency adjustment, which depends on a current computing load, is facilitated for each processor core of a multicore processor. Thus, an assembly is disclosed where a local queue memory unit which is connected to the processor core, the internal memory unit, and the level converter is arranged in a voltage-variable region of the processor element in order to store events to be processed by the processor core. The invention is also directed to a method in that the required supply voltage U and the required clock frequency f are adjusted for each cycle in a controlled manner by the processor core of the respective processor element depending on the detection of a number of events to be processed which are stored in an internal queue memory unit.Type: ApplicationFiled: May 18, 2018Publication date: April 29, 2021Applicant: TU DRESDENInventors: SEBASTIAN HÖPPNER, BERNHARD VOGGINER, YEXIN YAN, CHRISTIAN MAYR
-
Patent number: 10943053Abstract: A method and a circuit for adaptive regulation of body bias voltages controlling nmos and pmos transistors of an integrated circuit includes a digital circuit, a counter, a control unit and a charge pump. A first ring oscillator monitor measures a period duration of nmos transistors and a second ring oscillator monitor measures a period duration of pmos transistors. A first closed control loop adaptively regulates the performance cn of the body bias controlled nmos transistors of the digital circuit by comparing the measured period duration of nmos dominated first ring oscillator monitor to a period duration of a reference clock and a second closed control loop adaptively regulating the performance cp of the body bias controlled pmos transistors of the digital circuit by comparing the measured period duration of pmos dominated second ring oscillator monitor to the period duration of the reference clock.Type: GrantFiled: July 11, 2018Date of Patent: March 9, 2021Assignee: RACYICS GMBHInventors: Sebastian Höppner, Dennis Walter
-
Publication number: 20200379032Abstract: A method and a circuit for adaptive regulation of body bias voltages controlling nmos and pmos transistors of an integrated circuit includes a digital circuit, a counter, a control unit and a charge pump. A first ring oscillator monitor measures a period duration of nmos transistors and a second ring oscillator monitor measures a period duration of pmos transistors. A first closed control loop adaptively regulates the performance cn of the body bias controlled nmos transistors of the digital circuit by comparing the measured period duration of nmos dominated first ring oscillator monitor to a period duration of a reference clock and a second closed control loop adaptively regulating the performance cp of the body bias controlled pmos transistors of the digital circuit by comparing the measured period duration of pmos dominated second ring oscillator monitor to the period duration of the reference clock.Type: ApplicationFiled: July 11, 2018Publication date: December 3, 2020Applicant: RACYICS GMBHInventors: Sebastian HÖPPNER, Dennis WALTER
-
Publication number: 20200379042Abstract: A method and an apparatus for reducing the effect of local process variations of a digital circuit on a hardware performance monitor includes measuring a set of performance values cn of the digital circuit by n identical hardware performance monitors, where n is a natural number greater than 1, determining an average value cmean of the measured performance values cn, as an approximation of an ideal performance value c0, selecting one performance value cj of the set of performance values cn by a signal converter, comparing the performance value cj with a reference value cref by a controller, resulting in a deviation value ?c, and controlling an actuator by using the deviation ?c for regulating the local global process variations to the approximation cmean of the ideal performance value c0.Type: ApplicationFiled: April 10, 2018Publication date: December 3, 2020Applicant: RACYICS GMBHInventors: Sebastian HÖPPNER, Jörg SCHREITER
-
Patent number: 10777235Abstract: An apparatus and a method for generation and adaptive regulation of body bias voltages of an integrated circuit efficiently generates control voltages for active body biasing The apparatus includes a digital circuit, a counter, a control unit and at least one charge pump. The control unit and the digital circuit are connected in a closed control loop, and the digital circuit comprises at least one hardware performance monitor to monitor a timing of a body bias voltage. The control loop is formed by a control path comprising the at least one charge pump, the hardware performance monitor and the control unit. The charge pump is controllably connected to the control unit to adjust the charge pump for generation and adaptive regulation of the body bias voltage according to a timing frequency difference between an output signal of the hardware performance monitor and a reference clock signal.Type: GrantFiled: May 17, 2018Date of Patent: September 15, 2020Assignee: RACYICS GMBHInventors: Sebastian Höppner, Jörg Schreiter, Stephan Henker, André Scharfe
-
Publication number: 20200265287Abstract: A RF frontend interface for a 61 GHz radio powered communication tag device with a built-in antenna includes an IC embedded in a silicon die with a top metallization layer and a dielectric resonant body linked to the silicon die. A high impedance antenna with two feed points is embedded into the top metallization layer and a RF rectifier and multiplier circuit connected to the antenna feed is integrated in the silicon die and symmetrically placed between the antenna feed points configured to stabilize the antenna resonant frequency with its inherent capacity against varying surrounding materials and generate a positive and negative DC output supply voltage against a bulk potential of the silicon die for directly operating a digital circuit in FDSOI technology embedded in the silicon die. The resonant body is configured to work as a wavelength translator in between the antenna and free space.Type: ApplicationFiled: February 18, 2020Publication date: August 20, 2020Applicant: RACYICS GMBHInventors: Thomas KLOSA, Sebastian HÖPPNER
-
Publication number: 20200159975Abstract: A method for an improved characterization of standard cells in a circuit design process is disclosed. Adaptive body biasing is considered during the design process by using simulation results of a cell set, a data-set for performance of the cell set, and a data-set for a hardware performance for a slow, typical and fast circuit property. Static deviations in a supply voltage are considered by determining a reference performance of a cell and a reference hardware performance monitor value at a PVT corner. A virtual regulation and adapting of body bias voltages of the cell set is performed such that the reference performance of the cell or the reference hardware performance monitor value will be reached at each PVT corner and for compensating the static deviation in the supply voltage. The results are provided in a library file.Type: ApplicationFiled: January 16, 2018Publication date: May 21, 2020Applicant: RACYICS GMBHInventors: Dennis WALTER, Sebastian HÖPPNER, Holger EISENREICH
-
Publication number: 20200150180Abstract: An apparatus and a method for generation and adaptive regulation of body bias voltages of an integrated circuit efficiently generates control voltages for active body biasing The apparatus includes a digital circuit, a counter, a control unit and at least one charge pump. The control unit and the digital circuit are connected in a closed control loop, and the digital circuit comprises at least one hardware performance monitor to monitor a timing of a body bias voltage. The control loop is formed by a control path comprising the at least one charge pump, the hardware performance monitor and the control unit. The charge pump is controllably connected to the control unit to adjust the charge pump for generation and adaptive regulation of the body bias voltage according to a timing frequency difference between an output signal of the hardware performance monitor and a reference clock signal.Type: ApplicationFiled: May 17, 2018Publication date: May 14, 2020Applicant: RACYICS GMBHInventors: Sebastian HÖPPNER, Jörg SCHREITER, Stephan HENKER, André SCHARFE
-
Patent number: 7804342Abstract: A differential signal driven direct-current voltage generating device is proposed, which is designed for use with a PLL (phase-locked loop) circuit or a DLL (delay-locked loop) circuit system for generating an output of a direct-current (DC) voltage in response to a pair of differential signals, such as phase-difference signals; and which is characterized by the utilization of a capacitor-switched voltage doubler for doubling the output voltage of a charge pump so that the doubled voltage can be used as a control voltage for a PLL-VCO (voltage-controlled oscillation) or a DLL-VCDL (voltage-controlled delay line) circuit for generation of an output oscillating signal with a wider frequency range.Type: GrantFiled: February 23, 2009Date of Patent: September 28, 2010Assignee: National Taiwan UniversityInventors: Sebastian Hoppner, Zuo-Min Tsai, Huie Wang
-
Patent number: 7772897Abstract: A switched-capacitor charge pump device is proposed, which is designed for integration to a circuit system, such as a PLL (phase-locked loop) circuit system, for generation of an output direct-current (DC) voltage with a wide amplitude range; and which is characterized by the utilization of two switched-capacitor circuit units in addition to the output capacitor circuit and the utilization of an output voltage comparing circuit (such as a Schmitt trigger) for comparing the end-result output DC voltage against a half-amplitude drive voltage such that when the switched-capacitor circuit units are subjected to a charging-discharging action for voltage pump-up or pump down operations, the switched-capacitor circuit units are switched between a full-amplitude drive voltage and a half-amplitude drive voltage. This feature allows the invention to provide an output DC voltage with a wider amplitude range than prior art.Type: GrantFiled: February 23, 2009Date of Patent: August 10, 2010Assignee: National Taiwan UniversityInventors: Zuo-Min Tsai, Sebastian Hoppner, Huie Wang
-
Publication number: 20100073050Abstract: A differential signal driven direct-current voltage generating device is proposed, which is designed for use with a PLL (phase-locked loop) circuit or a DLL (delay-locked loop) circuit system for generating an output of a direct-current (DC) voltage in response to a pair of differential signals, such as phase-difference signals; and which is characterized by the utilization of a capacitor-switched voltage doubler for doubling the output voltage of a charge pump so that the doubled voltage can be used as a control voltage for a PLL-VCO (voltage-controlled oscillation) or a DLL-VCDL (voltage-controlled delay line) circuit for generation of an output oscillating signal with a wider frequency range.Type: ApplicationFiled: February 23, 2009Publication date: March 25, 2010Applicant: NATIONAL TAIWAN UNIVERSITYInventors: Sebastian Hoppner, Zuo-Min Tsai, Huei Wang
-
Publication number: 20100073049Abstract: A switched-capacitor charge pump device is proposed, which is designed for integration to a circuit system, such as a PLL (phase-locked loop) circuit system, for generation of an output direct-current (DC) voltage with a wide amplitude range; and which is characterized by the utilization of two switched-capacitor circuit units in addition to the output capacitor circuit and the utilization of an output voltage comparing circuit (such as a Schmitt trigger) for comparing the end-result output DC voltage against a half-amplitude drive voltage such that when the switched-capacitor circuit units are subjected to a charging-discharging action for voltage pump-up or pump down operations, the switched-capacitor circuit units are switched between a full-amplitude drive voltage and a half-amplitude drive voltage. This feature allows the invention to provide an output DC voltage with a wider amplitude range than prior art.Type: ApplicationFiled: February 23, 2009Publication date: March 25, 2010Applicant: NATIONAL TAIWAN UNIVERSITYInventors: Zuo-Min Tsai, Sebastian Hoppner, Huei Wang