Patents by Inventor Semiconductor Manufacturing International (Shanghai) Corporation
Semiconductor Manufacturing International (Shanghai) Corporation has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160343724Abstract: A method is provided for fabricating a flash memory device. The method includes providing a semiconductor substrate and thrilling a first polysilicon layer. The method also includes forming a hard mask layer; and forming a plurality of first openings exposing the first polysilicon layer in the hard mask layer and the first polysilicon layer. Further, the method includes forming a plurality of grooves by etching the semiconductor substrate along the first openings; and forming liner oxide layers by oxidizing the first polysilicon layer. Further, the method also includes forming shallow trench isolation structures by filling the first openings: and forming second openings by removing the hard mask layer and the nor oxidized first polysilicon layer. Further, the method also includes forming a tunnel oxide layer on a bottom of the second opening; and forming a floating gate on each of the tunnel oxide layers.Type: ApplicationFiled: August 1, 2016Publication date: November 24, 2016Inventor: Semiconductor Manufacturing International (Shanghai) Corporation
-
Publication number: 20140239361Abstract: A CMOS image sensor with reduced crosstalk includes a semiconductor substrate formed with a plurality of photodiodes formed therein, a dielectric layer formed on the semiconductor substrate, a reflective layer formed on the dielectric layer, and an insulating layer formed on the reflective layer. A plurality of grooves is formed in the dielectric layer, the reflective layer, and the insulating layer above a corresponding photodiode. Each groove is filled with a color filter material to form a color filter above the photodiode. The image sensor also includes a planarization layer formed on the insulating layer and color filter. A microlens is formed on the planarizing layer. The light reflecting layer prevents stray light diffraction line crosstalk into an adjacent photodiode. The color filter grooves confine the target image light only through the filters in the groove window to reach the photodiode.Type: ApplicationFiled: April 10, 2013Publication date: August 28, 2014Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Semiconductor Manufacturing International (Shanghai) Corporation
-
Publication number: 20140176222Abstract: A signal receiver includes first and second bias circuits that receive an input signal and convert the input signal to respective first and second bias signals. The signal receiver also includes a first inverter comprising a PMOS device and an NMOS device, each device has a source, a drain, and a gate. When the voltage magnitude of the first bias signal is smaller than that of the input signal, the gate of the PMOS device is coupled to the first bias signal and the gate of the NMOS device is coupled to the input signal. When the voltage magnitude of the first bias signal is greater than that of the input signal, the gate of the NMOS device is coupled to the first bias signal and the gate of the PMOS device is coupled to the input signal.Type: ApplicationFiled: April 2, 2013Publication date: June 26, 2014Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Semiconductor Manufacturing International (Shanghai) Corporation
-
Publication number: 20140077277Abstract: A semiconductor device includes a substrate that has a surface. The semiconductor further includes a fin disposed on the surface and including a semiconductor member. The semiconductor further includes a spacer disposed on the surface, having a type of stress, and overlapping the semiconductor member in a direction parallel to the surface. A thickness of the spacer in a direction perpendicular to the surface is less than a height of the semiconductor member in the direction perpendicular to the surface.Type: ApplicationFiled: February 7, 2013Publication date: March 20, 2014Applicants: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventors: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION
-
Publication number: 20130207233Abstract: A method of manufacturing a semiconductor integrated circuit device having low depletion ratio capacitor comprising: forming hemispherical grains (HSG) on a poly-silicon; doping the hemispherical grained polysilicon in a phosphine gas; and rapid thermal oxidizing the doped hemispherical grained polysilicon at 850° C. for 10 seconds. The method further comprises nitridizing the rapid thermal oxidized hemispherical-grained polysilicon and depositing a alumina film on the silicon nitride layer. A semiconductor integrated circuit device having a low depletion ratio capacitor according to the disclosed manufacturing method is provided.Type: ApplicationFiled: March 27, 2013Publication date: August 15, 2013Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Semiconductor Manufacturing International (Shanghai) Corporation
-
Publication number: 20130200384Abstract: A method of growing an epitaxial silicon layer is provided. The method comprising providing a substrate including an oxygen-terminated silicon surface and forming a first hydrogen-terminated silicon surface on the oxygen-terminated silicon surface. Additionally, the method includes forming a second hydrogen-terminated silicon surface on the first hydrogen-terminated silicon surface through atomic-layer deposition (ALD) epitaxy from SiH4 thermal cracking radical assisted by Ar flow and flash lamp annealing continuously. The second hydrogen-terminated silicon surface is capable of being added one or more layer of silicon through ALD epitaxy from SiH4 thermal cracking radical assisted by Ar flow and flash lamp annealing continuously. In one embodiment, the method is applied for making devices with thin-film transistor (TFT) floating gate memory cell structures which is capable for three-dimensional integration.Type: ApplicationFiled: March 13, 2013Publication date: August 8, 2013Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Semiconductor Manufacturing International (Shanghai) Corporation
-
Publication number: 20130193997Abstract: System and method for test structure on a wafer. According to an embodiment, the present invention provides a test structure for testing an integrated circuit. For example, the test structure and the integrated circuit are manufactured on a same substrate material and the testing being conducted is in a temperature-controlled environment. The test structure includes a top structure positioned above the integrated circuit, the top structure including a first metal material, which includes a first electrical terminal and a second electrical terminal. The test structure also includes a bottom structure positioned below the integrated circuit, the bottom structure including a first silicon material. A first side structure is positioned between the top structure and the bottom structure and located next to a first side of the integrated circuit. A second side structure is positioned between the top structure and the bottom structure and located next to a second side of the integrated circuit.Type: ApplicationFiled: March 13, 2013Publication date: August 1, 2013Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Semiconductor Manufacturing International (Shanghai) Corporation
-
Publication number: 20130109142Abstract: A method for forming a CMOS integrated circuit device, the method including; providing a semiconductor substrate, forming a gate layer overlying the semiconductor substrate, patterning the gate layer to form NMOS and PMOS gate structures including edges; forming a first dielectric layer overlying the NMOS and PMOS gate structures to protect the NMOS and PMOS gate structures including the edges, forming a first masking layer overlying a first region adjacent the NMOS gate structure; etching a first source region and a first drain region adjacent to the PMOS gate structure using the first masking layer as a protective layer for the first region adjacent the NMOS gate structure, and depositing a silicon germanium material into the first source and drain regions to cause the channel region between the first source and drain regions of the PMOS gate structure to be strained in a compressive mode.Type: ApplicationFiled: December 17, 2012Publication date: May 2, 2013Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Semiconductor Manufacturing International (Shanghai) Corporation
-
Publication number: 20130102116Abstract: A method for making a tri-gate FinFET and a dual-gate FinFET includes providing a semiconductor on insulator (SOI) wafer having a semiconductor layer over an insulator layer. The method further includes forming a hard mask on the semiconductor layer and patterning the hard mask to form first and second cap portions. The method also includes etching the semiconductor layer to form first and second fins using the first and second cap portions as an etch mask. The method also includes removing the second cap portion to expose the top surface of the second fin and forming a gate dielectric layer on the first and second fins. The method further includes forming a conductive layer over the gate dielectric layer, selectively etching the conductive layer to form first and second gate structures, forming an interlayer dielectric layer over the gate structures, and planarizing the interlayer dielectric layer using the first cap portion as a polish stop.Type: ApplicationFiled: December 11, 2012Publication date: April 25, 2013Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Semiconductor Manufacturing International (Shanghai) Corporation