Patents by Inventor Sergei S. Kovalenko

Sergei S. Kovalenko has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 4488264
    Abstract: A transistor storage for entering and storing information in and simultaneously reading information from two columns of a matrix of memory cells with different addresses. The transistor storage comprises two multidigit data buses connected to the columns of the memory cell matrix. Each memory cell of the matrix comprises a storage element and two induced channel transistors connected to the storage element and to the multidigit data buses. The multidigit data buses are connected to write circuits and read amplifiers of a first readout direction and second readout direction, which are connected to an input multidigit data bus and an output multidigit data bus. The write circuits are connected to write and read buses. The read amplifiers are connected to the read bus.
    Type: Grant
    Filed: June 10, 1982
    Date of Patent: December 11, 1984
    Inventors: Valery L. Dshkhunian, Sergei S. Kovalenko, Pavel R. Mashevich, Vyacheslav V. Telenkov
  • Patent number: 4482950
    Abstract: A single-chip microcomputer comprises a processor incorporating a computation process control unit and an operation execution unit. The microcomputer further comprises a memory unit, an interface, a buffer storage cell, and a unit to control exchange of information transmitted through a system line. All these units and the processor with its computation process control unit and operation excution unit are interconnected by a bidirectional bus. The processor also includes a buffer storage cell, a processor information exchange control unit, and an address comparator, which are all interconnected. The single-chip microcomputer further contains a bus arbiter and a system line arbiter which are connected to the unit to control exchange of information transmitted through the system line. Finally, the microcomputer includes a system line address comparator connected to the processor and buffer storage cell.
    Type: Grant
    Filed: September 24, 1981
    Date of Patent: November 13, 1984
    Inventors: Valery L. Dshkhunian, Eduard E. Ivanov, Sergei S. Kovalenko, Pavel R. Mashevich, Jury E. Chicherin
  • Patent number: 4471455
    Abstract: The carry-forming unit comprises a first MOSFET, a second MOSFET, a third MOSFET, a first inverter, a second inverter, an OR-NOT circuit. The input of the first inverter is connected to the input of the first preparatory function. The output of the first inverter and the drain of the first MOSFET are connected to a carry output. The gate of the first MOSFET and the input of the second inverter are connected to the input of second preparatory function. The sources of the first and second MOSFET's and a first input of the NOR-circuit are connected to the carry input of the carry-forming unit. The drain of the second MOSFET is connected to a power supply line while the pulse input of the first inverter and the gate of the second MOSFET are connected to a clock signal line. The source of the third MOSFET is connected to a common bus and its drain--to the source of the first MOSFET.
    Type: Grant
    Filed: February 4, 1982
    Date of Patent: September 11, 1984
    Inventors: Valery L. Dshkhunian, Sergei S. Kovalenko, Pavel R. Mashevich, Vladislav R. Naumenkov
  • Patent number: 4471428
    Abstract: A microcomputer processor comprises a scratch-pad storage, an arithmetic-logical unit, an interface unit and a microprogram unit, all interconnected by means of an intraprocessor data bus, and a processor status register. The processor further comprises a constant file, first and second switching elements connected to the arithmetic-logical unit, a register, a source of logic potentials and a decoder. The present invention helps increase the speed of microcomputer processor and expand its functional capabilities.
    Type: Grant
    Filed: January 12, 1982
    Date of Patent: September 11, 1984
    Inventors: Valery L. Dshkhunian, Sergei S. Kovalenko, Pavel R. Mashevich, Vyacheslav V. Telenkov, Jury E. Chicherin
  • Patent number: 4467413
    Abstract: Microprocessor apparatus for data exchange is controlled by information supplied via a microinstruction bus and a triggering line and transmits data from some external bidirectional data buses to other such buses. Data is supplied via data exchange units (1.sub.1, 1.sub.2, 2), internal bidirectional data buses and a switch. In addition to the transmission of information, the microprocessor apparatus can, depending on the code of the microinstruction, count the number of transmitted words via a counter and compare or mask data or arbitrate transmitted data via a data processing/converting unit. While executing microinstructions, the counter, the data processing unit, a register unit and a switch shape distinguishing features of the processed information, to be later fed to a conditional operation unit. The conditional operation unit shapes a generalized condition for readjustment of operation of a control unit.
    Type: Grant
    Filed: June 8, 1981
    Date of Patent: August 21, 1984
    Inventors: Valery L. Dshkhunian, Sergei S. Kovalenko, Pavel R. Mashevich, Vyacheslav V. Telenkov, Jury E. Chicherin
  • Patent number: 4451882
    Abstract: A data processing system intended for handling multiple tasks and comprising at least two processors, a memory unit and an I/O unit which are all connected to a data address and control signal transmission line. Each of the processors comprises an arithmetic-logic unit, a scratch pad memory, a processor status register, an interface, and a control unit which are all interconnected by a processor data bus. Each of the processors further contains an address interrupt unit whose input/output is connected to the data address and control signal transmission line. A first output of the address interrupt unit is connected to the processor data bus and its second output is connected to a second input of the control unit. A second control output of the control unit is connected to the input of the address interrupt unit. The invention helps increase the throughput of a data processing system and simplify the programming of interaction between the system's processors.
    Type: Grant
    Filed: November 20, 1981
    Date of Patent: May 29, 1984
    Inventors: Valery L. Dshkhunian, Eduard E. Ivanov, Sergei S. Kovalenko, Pavel R. Mashevich, Alexei A. Ryzhov, Vyacheslav V. Telenkov, Jury E. Chicherin