Patents by Inventor Sergey Rylov
Sergey Rylov has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240137027Abstract: A device includes a logic circuit comprising a clockless single flux quantum logic gate which comprises a plurality of input ports, an output port, an output Josephson junction, and a plurality of dynamic storage loop circuits and isolation buffer circuits. The output Josephson junction is coupled to an output of each dynamic storage loop circuit and configured to drive the output port. Each isolation buffer circuit is coupled to a respective input port, and a respective dynamic storage loop circuit and configured to absorb a circulating current of an antifluxon which is injected into the respective dynamic storage loop circuit to prevent the antifluxon from being output from the respective input port, and to inject a fluxon into the respective dynamic storage loop circuit in response to a single flux quantum pulse applied to the respective input port, and annihilate an antifluxon present in the respective dynamic storage loop circuit.Type: ApplicationFiled: October 23, 2022Publication date: April 25, 2024Inventors: Sergey Rylov, John Francis Bulzacchelli, Matthew Beck
-
Patent number: 11809837Abstract: A multiply-accumulate device comprises a digital multiplication circuit and a mixed signal adder. The digital multiplication circuit is configured to input L m1-bit multipliers and L m2-bit multiplicands and configured to generate N one-bit multiplication outputs, each one-bit multiplication output corresponding to a result of a multiplication of one bit of one of the L m1-bit multipliers and one bit of one of the L m2-bit multiplicands. The mixed signal adder comprises one or more stages, at least one stage configured to input the N one-bit multiplication outputs, each stage comprising one or more inner product summation circuits; and a digital reduction stage coupled to an output of a last stage of the one or more stages and configured to generate an output of the multiply-accumulate device based on the L m1-bit multipliers and the L m2-bit multiplicands.Type: GrantFiled: September 4, 2020Date of Patent: November 7, 2023Assignee: International Business Machines CorporationInventors: Ankur Agrawal, Martin Cochet, Jonathan E. Proesel, Sergey Rylov, Bodhisatwa Sadhu, Hyunkyu Ouh
-
Publication number: 20230351234Abstract: A superconducting multi-stage synchronous logic circuit structure includes a first clocked logic gate, a second clocked logic gate, and an unclocked logic gate. Each of the logic gates includes Josephson junctions. The first clocked logic gate has a single first clocked logic gate output; the second clocked logic gate has a single second clocked logic gate output. The unclocked logic gate has a first input connected in electrical communication with the first clocked logic gate output and has a second input connected in electrical communication with the second clocked logic gate output, and has a single output. The Josephson junctions of the unclocked logic gate are arranged such that, in a single clock cycle that drives the first clocked logic gate and the second clocked logic gate, the unclocked logic gate produces a single signal in response to the inputs of the first and second clocked logic gates.Type: ApplicationFiled: April 29, 2022Publication date: November 2, 2023Inventors: Takeo Yasuda, Robert K. Montoye, Gerald W. Gibson, Sergey Rylov
-
Publication number: 20220075596Abstract: A multiply-accumulate device comprises a digital multiplication circuit and a mixed signal adder. The digital multiplication circuit is configured to input L m1-bit multipliers and L m2-bit multiplicands and configured to generate N one-bit multiplication outputs, each one-bit multiplication output corresponding to a result of a multiplication of one bit of one of the L m1-bit multipliers and one bit of one of the L m2-bit multiplicands. The mixed signal adder comprises one or more stages, at least one stage configured to input the N one-bit multiplication outputs, each stage comprising one or more inner product summation circuits; and a digital reduction stage coupled to an output of a last stage of the one or more stages and configured to generate an output of the multiply-accumulate device based on the L m1-bit multipliers and the L m2-bit multiplicands.Type: ApplicationFiled: September 4, 2020Publication date: March 10, 2022Inventors: Ankur Agrawal, Martin Cochet, Jonathan E. Proesel, Sergey Rylov, Bodhisatwa Sadhu, Hyunkyu Ouh
-
Patent number: 11115027Abstract: Techniques regarding a DSFQ logic family are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a dynamic single flux quantum logic circuit that has a self-resetting internal state and can be powered by direct current. Further, the self-resetting internal state can be characterized by two time constants.Type: GrantFiled: April 16, 2020Date of Patent: September 7, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Sergey Rylov
-
Publication number: 20200287550Abstract: Techniques regarding a DSFQ logic family are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a dynamic single flux quantum logic circuit that has a self-resetting internal state and can be powered by direct current. Further, the self-resetting internal state can be characterized by two time constants.Type: ApplicationFiled: April 16, 2020Publication date: September 10, 2020Inventor: Sergey Rylov
-
Patent number: 10680617Abstract: Techniques regarding a DSFQ logic family are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a dynamic single flux quantum logic circuit that has a self-resetting internal state and can be powered by direct current. Further, the self-resetting internal state can be characterized by two time constants.Type: GrantFiled: October 30, 2018Date of Patent: June 9, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Sergey Rylov
-
Publication number: 20200136626Abstract: Techniques regarding a DSFQ logic family are provided. For example, one or more embodiments described herein can comprise a system, which can comprise a dynamic single flux quantum logic circuit that has a self-resetting internal state and can be powered by direct current. Further, the self-resetting internal state can be characterized by two time constants.Type: ApplicationFiled: October 30, 2018Publication date: April 30, 2020Inventor: Sergey Rylov
-
Patent number: 9660660Abstract: An analog-to-digital converter includes a plurality of slave sampler multiplexers responsive to outputs of a master sampler that receives analog signals and whose output ports connect to integrating threshold comparators having capacitive digital-to-analog conversion offset adjustments for forming an analog-to-thermometer code conversion. A calibration state machine receives outputs of each of the integrating threshold comparators to control the capacitive digital-to-analog conversion offset adjustment of every integrating threshold comparator and to control a calibration digital-to analog converter. A thermometer code to binary code logic decoder receives outputs of each of the integrating threshold comparators and outputs digital samples.Type: GrantFiled: September 22, 2016Date of Patent: May 23, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Troy Beukema, Yong Liu, Sergey Rylov, Mihai A. Sanduleanu, Zeynep Toprak Deniz
-
Publication number: 20170141785Abstract: An analog-to-digital converter includes a plurality of slave sampler multiplexers responsive to outputs of a master sampler that receives analog signals and whose output ports connect to integrating threshold comparators having capacitive digital-to-analog conversion offset adjustments for forming an analog-to-thermometer code conversion. A calibration state machine receives outputs of each of the integrating threshold comparators to control the capacitive digital-to-analog conversion offset adjustment of every integrating threshold comparator and to control a calibration digital-to analog converter. A thermometer code to binary code logic decoder receives outputs of each of the integrating threshold comparators and outputs digital samples.Type: ApplicationFiled: September 22, 2016Publication date: May 18, 2017Inventors: TROY BEUKEMA, Yong Liu, Sergey Rylov, Mihai A. Sanduleanu, Zeynep Toprak Deniz
-
Patent number: 9571115Abstract: An analog-to-digital converter includes a plurality of slave sampler multiplexers responsive to outputs of a master sampler that receives analog signals and whose output ports connect to integrating threshold comparators having capacitive digital-to-analog conversion offset adjustments for forming an analog-to-thermometer code conversion. A calibration state machine receives outputs of each of the integrating threshold comparators to control the capacitive digital-to-analog conversion offset adjustment of every integrating threshold comparator and to control a calibration digital-to analog converter. A thermometer code to binary code logic decoder receives outputs of each of the integrating threshold comparators and outputs digital samples.Type: GrantFiled: November 13, 2015Date of Patent: February 14, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Troy Beukema, Yong Liu, Sergey Rylov, Mihai A. Sanduleanu, Zeynep Toprak Deniz
-
Patent number: 9325542Abstract: A parallel receiver interface includes a plurality of parallel data receivers, each receiver receiving input data. A clock receiver is configured to receive a forwarded clock. A phase interpolator has an input coupled to the output of the clock receiver and has an output coupled to each of the parallel receivers. Parallel clock delay elements are within each of the parallel data receivers, each clock delay element configured to provide varying amounts of clock phase adjustment. Inputs of a multiplexer circuit within each of the parallel data receivers are coupled to the outputs of each of the parallel clock delay elements within a respective parallel data receiver. An output of the multiplexer circuit is coupled to a data sampler within the respective parallel data receiver, the multiplexer circuit being configured to be controlled by a logic signal.Type: GrantFiled: November 21, 2012Date of Patent: April 26, 2016Assignee: GlobalFoundries Inc.Inventors: Ankur Agrawal, Timothy O. Dickson, Sergey Rylov
-
Patent number: 7365663Abstract: A superconducting analog-to-digital converter includes a superconducting input loop to which is applied an analog voltage to be converted to a digital format. The superconducting loop includes two Josephson junctions for converting said analog input voltage into a single flux quantum (SFQ) pulse stream having a frequency f1 which is directly proportional to the amplitude of the analog input voltage. The loop includes two outputs for distributing the pulse stream in a cyclical and staggered fashion onto the two loop outputs such that the frequency of the pulses along each one of the loop outputs is f½. Additional frequency divider circuits may be coupled to the loop outputs to produce pulse streams on N output lines having a frequency of f1/N.Type: GrantFiled: August 24, 2006Date of Patent: April 29, 2008Assignee: Hypres, Inc.Inventors: Sergey Rylov, Amol Inamdar
-
Publication number: 20080048762Abstract: A superconducting switching amplifier embodying the invention includes superconductive devices responsive to input/control signals for clamping the output of the amplifier to a first voltage or to a second voltage. The amplifier includes a first set of superconducting devices serially connected between a first voltage line and an output terminal and a second set of superconducting devices serially connected between the output terminal and a second voltage line. The first set and the second set of devices are operated in a complementary fashion in response to control signals. When one of the first and second sets is driven to a superconducting (zero resistance) state the other set is driven to a resistive state. In accordance with the invention, the devices of each set are laid out in a pattern and driven in a manner to enable all the devices of each set to be driven to a selected state at substantially the same time.Type: ApplicationFiled: February 12, 2007Publication date: February 28, 2008Inventors: Amol Inamdar, Sergey Rylov
-
Publication number: 20080048902Abstract: A superconducting analog-to-digital converter includes a superconducting input loop to which is applied an analog voltage to be converted to a digital format. The superconducting loop includes two Josephson junctions for converting said analog input voltage into a single flux quantum (SFQ) pulse stream having a frequency f1 which is directly proportional to the amplitude of the analog input voltage. The loop includes two outputs for distributing the pulse stream in a cyclical and staggered fashion onto the two loop outputs such that the frequency of the pulses along each one of the loop outputs is f1/2. Additional frequency divider circuits may be coupled to the loop outputs to produce pulse streams on N output lines having a frequency of f1/N.Type: ApplicationFiled: August 24, 2006Publication date: February 28, 2008Inventors: Sergey Rylov, Amol Inamdar
-
Publication number: 20070160168Abstract: An apparatus and method to control signal phase in a radio device includes a phase rotator configured to control a phase of a local oscillator. A phase error determination module is configured to determine phase error information based on received in-phase (I) and quadrature (Q) (IQ) signal values. A phase correction module is configured to derive from the received IQ signal values a correction signal and apply the correction signal to the phase rotator in a path of the local oscillator.Type: ApplicationFiled: January 11, 2006Publication date: July 12, 2007Inventors: Troy Beukema, Brian Floyd, Scott Reynolds, Sergey Rylov
-
Publication number: 20070025483Abstract: Clock synchronization and data recovery techniques are disclosed. For example, a technique for synchronizing a clock for use in recovering received data comprises the following steps/operations. A first clock (e.g., a data clock) is set for a first sampling cycle to a first phase position within a given unit interval in the received data. A second clock (e.g., a sweep clock) is swept through other phase positions with respect to the first phase position such that a transition from the given unit interval to another unit interval in the received data is determined. A sampling point is determined based on measurements at the phase positions associated with the second clock. The second clock is set to the phase position corresponding to the sampling point such that data may be recovered at that sampling point.Type: ApplicationFiled: July 29, 2005Publication date: February 1, 2007Applicant: International Business Machines CorporationInventors: Azita Emami-Neyestanak, Mounir Meghelli, Benjamin Parker, Sergey Rylov, Alexander Rylyakov, Jose Tierno
-
Publication number: 20050093591Abstract: A low-power full-rate semidigital DLL architecture using an analog-based FSM (AFSM). The AFSM is a mixed-mode FSM in which analog integration is substituted for digital filtering, thus enabling a lower power implementation of the clock and data recovery function. An integrated voltage is converted to a digital code by an analog-to-digital converter (ADC), and the digital code is used either directly or after (low frequency) digital signal processing to control a a controllable delay element, such as, a phase rotator, for data edge tracking.Type: ApplicationFiled: October 29, 2003Publication date: May 5, 2005Applicant: International Business Machines CorporationInventors: Woogeun Rhee, Sergey Rylov, Daniel Friedman