Patents by Inventor Sergio Pernici
Sergio Pernici has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20060279449Abstract: A single-loop differential switched-capacitor sigma-delta converter has a three stage double-sampling architecture with reduced current consumption. The converter is stable for large input dynamics, which makes it suitable for RF applications. The three-stage multi-bit double-sampled architecture has a single-loop architecture in which all integrators are included in a same feedback loop. This has been made possible based upon the type of integrators that are connected in cascade. Functioning of the converter is less sensitive to nonlinearities of the operational amplifiers of the integrators.Type: ApplicationFiled: June 9, 2006Publication date: December 14, 2006Applicant: STMicroelectronics S.r.l.Inventors: Sergio Pernici, Federico Garibaldi
-
Publication number: 20060267823Abstract: A single-ended or differential single-stage, or multi-stage sigma-delta analog-to-digital converter includes at least one switched-capacitor integrator comprising a switched-capacitor network receiving as input a signal to be sampled, and an amplifier coupled in cascade to the switched-capacitor network. A circuit is coupled to the amplifier for feeding an analog dither signal to a virtual ground of the amplifier.Type: ApplicationFiled: May 26, 2006Publication date: November 30, 2006Applicant: STMicroelectronics S.r.I.Inventors: Carlo Pinna, Sergio Pernici, Angelo Nagari
-
Patent number: 6697612Abstract: A processing unit with balanced outputs transfers a received digital signal to an amplification unit with balanced inputs and outputs. A control unit enables or disables the processing and amplification units in response to a power up/power down signal. To prevent disturbances due to power up/power down transients from appearing in a speaker connected between the outputs of the amplification unit, switches are provided between the outputs of the processing unit and the inputs of the amplification unit. A delay circuit generates according to a predetermined timing program enabling/disabling control signals for the processing and amplification units, and generates control signals for the switches.Type: GrantFiled: May 15, 2000Date of Patent: February 24, 2004Assignee: STMicroelectronics S.r.l.Inventors: Germano Nicollini, Sergio Pernici
-
Patent number: 6690790Abstract: A telephone receiving section having a final stage, an electroacoustic transducer having a first terminal connected to the ground of the circuit, a unit for controlling switching on/off, a source of a reference voltage, a switch that can adopt a first position or a second position in order to connect the second terminal of the transducer selectively, via a capacitor, to a reference-voltage terminal of the reference voltage source or to an output terminal of the final stage, respectively, and control means that respond to signals of the unit for controlling switching on/off in order to activate or to deactivate the final stage and the reference-voltage source and to operate the switch in accordance with a predetermined time program. The receiving section operates with the same immunity to disturbances as a fully balanced structure, even though the transducer is not connected between two balanced outputs.Type: GrantFiled: May 10, 2000Date of Patent: February 10, 2004Assignee: STMicroelectronics S.r.l.Inventors: Germano Nicollini, Sergio Pernici
-
Publication number: 20030190899Abstract: A processing unit with balanced outputs transfers a received digital signal to an amplification unit with balanced inputs and outputs. A control unit enables or disables the processing and amplification units in response to a power up/power down signal. To prevent disturbances due to power up/power down transients from appearing in a speaker connected between the outputs of the amplification unit, switches are provided between the outputs of the processing unit and the inputs of the amplification unit. A delay circuit generates according to a predetermined timing program enabling/disabling control signals for the processing and amplification units, and generates control signals for the switches.Type: ApplicationFiled: May 15, 2000Publication date: October 9, 2003Applicant: STMicroelectronics S.R.L.Inventors: Germano Nicollini, Sergio Pernici
-
Patent number: 6552602Abstract: It is described a circuit generating a stable reference voltage with respect to temperature, which circuit is connected between first and second voltage references and comprises at least one current generating circuit adapted to inject a reference current into a resistive element connected between a base terminal of a bipolar transistor and an additional voltage reference. The bipolar transistor is connected between the first and second voltage references and to an output terminal of the generator circuit whereat the stable reference voltage with respect to temperature is. The generator circuit further comprises at least another resistive element, feedback connected between the output terminal of the generator circuit and the base terminal of the bipolar transistor to enable injecting additional current, having reverse dependence on temperature from the reference current, into the resistive element.Type: GrantFiled: December 21, 2001Date of Patent: April 22, 2003Assignee: STMicroelectronics S.r.l.Inventors: Sergio Pernici, Fabio Stevenazzi, Germano Nicollini
-
Patent number: 6535724Abstract: A receiver portion of a telephone includes a differential amplifier stage with a single output, an electroacoustic transducer connected between the output, via a capacitor and ground and a unit for controlling switching on/off, connected to the differential stage for the activation or deactivation thereof. To prevent annoying noises in the transducer upon switching on and off, the differential stage includes an operational amplifier having a first capacitor and a second capacitor in series with the inverting and the non-inverting input terminals. A third capacitor is connected between the inverting input and the output of the operational amplifier. A fourth capacitor is connected between the non-inverting input and a first reference-voltage terminal. A first switching capacitor is alternatively connectable between a second and a third reference-voltage terminal, or between the first input and the output of the operational amplifier.Type: GrantFiled: July 19, 2000Date of Patent: March 18, 2003Assignee: STMicroelectronics S.r.l.Inventors: Sergio Pernici, Germano Nicollini
-
Publication number: 20020140498Abstract: It is described a circuit generating a stable reference voltage with respect to temperature, which circuit is connected between first and second voltage references and comprises at least one current generating circuit adapted to inject a reference current into a resistive element connected between a base terminal of a bipolar transistor and an additional voltage reference. The bipolar transistor is connected between the first and second voltage references and to an output terminal of the generator circuit whereat the stable reference voltage with respect to temperature is. The generator circuit further comprises at least another resistive element, feedback connected between the output terminal of the generator circuit and the base terminal of the bipolar transistor to enable injecting additional current, having reverse dependence on temperature from the reference current, into the resistive element.Type: ApplicationFiled: December 21, 2001Publication date: October 3, 2002Applicant: STMicroelectronics, S.r.l.Inventors: Sergio Pernici, Fabio Stevenazzi, Germano Nicollini
-
Patent number: 5668494Abstract: An electronic driver circuit for low-impedance loads, being of a type which comprises an input terminal (IN) to which a voltage signal (Vin) is applied for alternate transfer to an output, and a plurality of output terminals (OUTi), each connected to a corresponding electric load (2), further comprises, between the input terminal and the output terminals, a single operational amplifier (3) having multiple output stages (7), one for each output terminal (OUTi). The operational amplifier (3) is of the single-ended or fully differential multistage type and allows each load to be driven alternately by activation of the corresponding output stage (7i).Type: GrantFiled: May 31, 1995Date of Patent: September 16, 1997Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Germano Nicollini, Sergio Pernici
-
Patent number: 5541555Abstract: High-performance operational transconductance amplifier monolithically integrable with CMOS technology comprising a differential input stage connected to a pair of cascode stages and a differential output stage. The output stage comprises two output transistors whose gate terminals are connected to nodes for connection of the input stage and the cascode stages. The output terminals of the amplifier are connected to intermediate nodes of the cascode stages through capacitors.Type: GrantFiled: November 30, 1994Date of Patent: July 30, 1996Assignee: SGS-Thomson Microelectronisc S.r.l.Inventor: Sergio Pernici
-
Patent number: 5489876Abstract: The amplifier includes a pair of bipolar input transistors (Q1, Q2), each having a base adapted to receive a differential input signal, a collector and an emitter which is biased by a first fixed current source (M7, M8) of its own and a degeneration resistor (R) which connects the emitters of the two bipolar transistors. The collector of each bipolar transistor is also biased by a second fixed current source (M5, M6) with a smaller current than that of the first source, and the collectors of the two bipolar transistors are furthermore connected to the input terminals of respective MOS amplifier devices (M1, M2, M3, M4, R.sub.L). The amplifier can be made in BCD, BiCMOS or purely CMOS technology, in which case the bipolar transistors are obtained as lateral bipolar transistors.Type: GrantFiled: December 8, 1992Date of Patent: February 6, 1996Assignee: SGS-Thomson Microelectronics, S.r.l.Inventor: Sergio Pernici
-
Patent number: 5352972Abstract: A sampled band-gap voltage reference circuit which has quicker regeneration of the voltage reference signal after degeneration of the voltage reference signal due to additional loading. The voltage reference circuit prevents interference from the circuit source inputs to the operational amplifier by selective switching. The selective switching of the circuit allows the operational amplifier to regenerate the output voltage up to ten times quicker than prior art devices of the same size.Type: GrantFiled: March 31, 1992Date of Patent: October 4, 1994Assignee: SGS-Thomson Microelectronics, S.r.l.Inventors: Sergio Pernici, Germano Nicollini
-
Patent number: 5212455Abstract: A power CMOS operational amplifier with a differential output, having an intrinsically stable current absorption under rest conditions, comprises two symmetric branches, each comprising a first folded cascode input inverting stage, a level shifting circuit, a second currant mirror type noninverting amplifying stage and a third output inverting stage, constituted by a complementary pair of transistors, connected in a common source configuration between the supply rails and driven by the output of the second noninverting stage and by the output of the level shifting circuit. Frequency compensation is accomplished by means of two capacitors connected between each of the two output terminals of the amplifier and the output of the first inverting stage and a node of the output branch of the noninverting current mirror stage. A single common mode feedback network stabilizes both symmetric branches of the amplifier.Type: GrantFiled: December 19, 1991Date of Patent: May 18, 1993Assignee: SGS-Thomson Microelectronics s.r.l.Inventors: Sergio Pernici, Germano Nicollini
-
Patent number: 5170133Abstract: The amplifier includes a pair of bipolar input transistors (Q1, Q2), each having a base adapted to receive a differential input signal, a collector and an emitter which is biased by a first fixed current source (M7, M8) of its own and a degeneration resistor (R) which connects the emitters of the two bipolar transistors. The collector of each bipolar transistor is also biased by a second fixed current source (M5, M6) with a smaller current than that of the first source, and the collectors of the two bipolar transistors are furthermore connected to the input terminals of respective MOS amplifier devices (M1, M2, M3, M4, R.sub.L). The amplifier can be made in BCD, BiCMOS or purely CMOS technology, in which case the bipolar transistors are obtained as lateral bipolar transistors.Type: GrantFiled: March 14, 1991Date of Patent: December 8, 1992Assignee: SGS-Thomson Microelectronics S.r.l.Inventor: Sergio Pernici
-
Patent number: 4883993Abstract: The antibounce circuit comprises:(a) a first flip-flop constituted by a first and a second NAND gate (10, 12) having their respective outputs connected to one of the inputs of the other gate, the free input of the first gate being the input for said digital signal;(b) a second flip-flop constituted by a third and fourth NAND gate (14, 16) having their respective outputs connected to one of the inputs of the other gate, the free input of the third gate being connected to the output of the first gate;(c) a non-inverting delay circuit (20, 22, 24) connecting the output of the third gate to the free input of the second gate;(d) a first inverter connecting the output of the delay circuit to the free input of the fourth gate.Type: GrantFiled: December 2, 1988Date of Patent: November 28, 1989Assignee: SGS-Thomson Microelectronics srl.Inventors: Pierangelo Confalonieri, Sergio Pernici, Germano Nicollini
-
Patent number: 4829266Abstract: A CMOS power operational amplifier with large output voltage swing and high noise rejection is obtained by coupling a folded cascode type differential input stage and an output stage comprising an intermediate signal shifting amplifier and two common source output stages. Constant current generators inject into the drain of grounded gate MOS transistors pairs of said folded cascode type stage and of said intermediate signal shifting amplifier, respectively, a current which is pulled out of the source of the same grounded gate transistors by other constant current generators for increasing the effective transconductance of said grounded gate transistors pairs.Type: GrantFiled: June 10, 1988Date of Patent: May 9, 1989Assignee: SGS-Thomson Microelectronics S.p.A.Inventors: Sergio Pernici, Germano Nicollini, Daniel Senderowicz