Patents by Inventor Shahe H. Krakirian
Shahe H. Krakirian has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11095626Abstract: A network processor provides for in-line encryption and decryption of received and transmitted packets. For packet transmittal, a processor core generates packet data for encryption and forwards an encryption instruction to a cryptographic unit. The cryptographic unit generates an encrypted packet, and enqueues a send descriptor to a network interface controller, which, in turn, constructs and transmits an outgoing packet. For received encrypted packets, the network interface controller communicates with the cryptographic unit to decrypt the packet prior to enqueuing work to the processor core, thereby providing the processor core with a decrypted packet.Type: GrantFiled: September 26, 2018Date of Patent: August 17, 2021Assignee: MARVELL ASIA PTE, LTD.Inventors: Richard E. Kessler, Shahe H. Krakirian
-
Patent number: 11010165Abstract: A network processor provides for buffer allocation in a manner supporting virtual machines. Each memory allocation request is associated with an aura and a pool, which can be assigned to distinct virtual functions. When parsing a request, lookup tables for the auras and pools are generated and expanded as needed to accommodate any number of concurrent functions. Based on the identified pool of the request, a corresponding stack of pointers is accessed, and a pointer is returned to enable access to the memory.Type: GrantFiled: March 12, 2019Date of Patent: May 18, 2021Assignee: Marvell Asia Pte, Ltd.Inventors: Wilson P. Snyder, II, Shahe H. Krakirian
-
Publication number: 20200293318Abstract: A network processor provides for buffer allocation in a manner supporting virtual machines. Each memory allocation request is associated with an aura and a pool, which can be assigned to distinct virtual functions. When parsing a request, lookup tables for the auras and pools are generated and expanded as needed to accommodate any number of concurrent functions. Based on the identified pool of the request, a corresponding stack of pointers is accessed, and a pointer is returned to enable access to the memory.Type: ApplicationFiled: March 12, 2019Publication date: September 17, 2020Inventors: Wilson P. Snyder, II, Shahe H. Krakirian
-
Publication number: 20200099670Abstract: A network processor provides for in-line encryption and decryption of received and transmitted packets. For packet transmittal, a processor core generates packet data for encryption and forwards an encryption instruction to a cryptographic unit. The cryptographic unit generates an encrypted packet, and enqueues a send descriptor to a network interface controller, which, in turn, constructs and transmits an outgoing packet. For received encrypted packets, the network interface controller communicates with the cryptographic unit to decrypt the packet prior to enqueuing work to the processor core, thereby providing the processor core with a decrypted packet.Type: ApplicationFiled: September 26, 2018Publication date: March 26, 2020Inventors: Richard E. Kessler, Shahe H. Krakirian
-
Patent number: 10404623Abstract: In an embodiment an interface unit includes a transmit pipeline configured to transmit egress data, and a receive pipeline configured to receive ingress data. At least one of the transmit pipeline and the receive pipeline being may be configured to provide shared resources to a plurality of ports. The shared resources may include at least one of a data path resource and a control logic resource.Type: GrantFiled: May 22, 2017Date of Patent: September 3, 2019Assignee: Cavium, LLCInventors: Shahe H. Krakirian, Paul G. Scrobohaci, Daniel A. Katz
-
Publication number: 20170257327Abstract: In an embodiment an interface unit includes a transmit pipeline configured to transmit egress data, and a receive pipeline configured to receive ingress data. At least one of the transmit pipeline and the receive pipeline being may be configured to provide shared resources to a plurality of ports. The shared resources may include at least one of a data path resource and a control logic resource.Type: ApplicationFiled: May 22, 2017Publication date: September 7, 2017Inventors: Shahe H. Krakirian, Paul G. Scrobohaci, Daniel A. Katz
-
Patent number: 9692715Abstract: In an embodiment an interface unit includes a transmit pipeline configured to transmit egress data, and a receive pipeline configured to receive ingress data. At least one of the transmit pipeline and the receive pipeline being may be configured to provide shared resources to a plurality of ports. The shared resources may include at least one of a data path resource and a control logic resource.Type: GrantFiled: February 21, 2014Date of Patent: June 27, 2017Assignee: Cavium, Inc.Inventors: Shahe H. Krakirian, Paul G. Scrobohaci, Daniel A. Katz
-
Publication number: 20150244649Abstract: In an embodiment an interface unit includes a transmit pipeline configured to transmit egress data, and a receive pipeline configured to receive ingress data. At least one of the transmit pipeline and the receive pipeline being may be configured to provide shared resources to a plurality of ports. The shared resources may include at least one of a data path resource and a control logic resource.Type: ApplicationFiled: February 21, 2014Publication date: August 27, 2015Applicant: Cavium, Inc.Inventors: Shahe H. Krakirian, Paul G. Scrobohaci, Daniel A. Katz
-
Patent number: 7120728Abstract: Placing virtualization agents in the switches which comprise the SAN fabric. Higher level virtualization management functions are provided in an external management server. Conventional HBAs can be utilized in the hosts and storage units. In a first embodiment, a series of HBAs are provided in the switch unit. The HBAs connect to bridge chips and memory controllers to place the frame information in dedicated memory. Routine translation of known destinations is done by the HBA, based on a virtualization table provided by a virtualization CPU. If a frame is not in the table, it is provided to the dedicated RAM. Analysis and manipulation of the frame headers is then done by the CPU, with a new entry being made in the HBA table and the modified frames then redirected by the HBA into the fabric. This can be done in either a standalone switch environment or in combination with other switching components located in a director level switch.Type: GrantFiled: July 31, 2002Date of Patent: October 10, 2006Assignee: Brocade Communications Systems, Inc.Inventors: Shahe H. Krakirian, Richard A. Walter, Subbaro Arumilli, Cirillo Lino Costantino, L. Vincent M. Isip, Subhojit Roy, Naveen S. Maveli, Daniel Ji Yong Park Chung, Stephen D. Elstad, Dennis H. Makishima, Daniel Y. Chung
-
Publication number: 20040230860Abstract: A method for providing flexibility in configuring Fibre Channel devices for different mode of operation. The method uses Path Numbering mechanism to identify a flow path with a Fibre Channel device. The Path Number is used to associate source port and destination port to make the intermediate connection transparent for those two ports. Devices, switches, systems and networks implementing this method are also disclosed.Type: ApplicationFiled: April 30, 2003Publication date: November 18, 2004Applicant: Brocade Communications Systems, Inc.Inventors: Shahe H. Krakirian, Kreg A. Martin
-
Publication number: 20040027989Abstract: A switch having a higher speed port, one or more slower speed ports, a larger buffer memory and numerous larger counters to achieve higher speed and longer range of communication. In one embodiment a larger switch having a larger buffer memory and larger counters connects to a smaller switch having a smaller buffer memory and smaller counters, the larger switch practically expanding the buffer memory and counters in the smaller switch. A combination of several counters can also avoid buffer overrun in any switches in the frame flow path due to the mismatch between the counter capabilities, the limitations of physical buffer spaces or the mismatch between transmission speeds. In another embodiment, the buffer spaces in several switches can be aggregated or cascaded along a frame path so that there are enough credits to maintain a high-speed transmission over a long distance.Type: ApplicationFiled: January 21, 2003Publication date: February 12, 2004Applicant: Brocade Communications Systems, Inc.Inventors: Kreg A. Martin, Shahe H. Krakirian
-
Publication number: 20040030857Abstract: Placing virtualization agents in the switches which comprise the SAN fabric. Higher level virtualization management functions are provided in an external management server. Conventional HBAs can be utilized in the hosts and storage units. In a first embodiment, a series of HBAs are provided in the switch unit. The HBAs connect to bridge chips and memory controllers to place the frame information in dedicated memory. Routine translation of known destinations is done by the HBA, based on a virtualization table provided by a virtualization CPU. If a frame is not in the table, it is provided to the dedicated RAM. Analysis and manipulation of the frame headers is then done by the CPU, with a new entry being made in the HBA table and the modified frames then redirected by the HBA into the fabric. This can be done in either a standalone switch environment or in combination with other switching components located in a director level switch.Type: ApplicationFiled: July 31, 2002Publication date: February 12, 2004Applicant: Brocade Communications Systems, Inc.Inventors: Shahe H. Krakirian, Richard A. Walter, Subbaro Arumilli, Cirillo Lino Costantino, L. Vincent M. Isip, Subhojit Roy, Naveen S. Maveli, Daniel Ji Yong Park Chung, Stephen D. Elstad, Dennis H. Makishima, Daniel Y. Chung
-
Publication number: 20040028043Abstract: Placing virtualization agents in the switches which comprise the SAN fabric. Higher level virtualization management functions are provided in an external management server. Conventional HBAs can be utilized in the hosts and storage units. In a first embodiment, a series of HBAs are provided in the switch unit. The HBAs connect to bridge chips and memory controllers to place the frame information in dedicated memory. Routine translation of known destinations is done by the HBA, based on a virtualization table provided by a virtualization CPU. If a frame is not in the table, it is provided to the dedicated RAM. Analysis and manipulation of the frame headers is then done by the CPU, with a new entry being made in the HBA table and the modified frames then redirected by the HBA into the fabric. This can be done in either a standalone switch environment or in combination with other switching components located in a director level switch.Type: ApplicationFiled: July 31, 2002Publication date: February 12, 2004Applicant: Brocade Communications Systems, Inc.Inventors: Naveen S. Maveli, Richard A. Walter, Cirillo L. Costantino, Subhojit Roy, Carlos Alonso, Michael Yiu-Wing Pong, Shahe H. Krakirian, Subbarao Arumilli, Vincent Isip, Daniel Ji Yong Park Chung, Stephen D. Elstad, Dennis H. Makishima
-
Publication number: 20040017771Abstract: A switch having a higher speed port, one or more slower speed ports, a larger buffer memory and numerous larger counters to achieve higher speed and longer range of communication. In one embodiment a larger switch having a larger buffer memory and larger counters connects to a smaller switch having a smaller buffer memory and smaller counters, the larger switch practically expanding the buffer memory and counters in the smaller switch. A combination of several counters can also avoid buffer overrun in any switches in the frame flow path due to the mismatch between the counter capabilities, the limitations of physical buffer spaces or the mismatch between transmission speeds. In another embodiment, the buffer spaces in several switches can be aggregated or cascaded along a frame path so that there are enough credits to maintain a high-speed transmission over a long distance.Type: ApplicationFiled: July 29, 2002Publication date: January 29, 2004Applicant: Brocade Communications Systems, Inc.Inventors: Kreg A. Martin, Shahe H. Krakirian
-
Patent number: 6064247Abstract: A method and apparatus for generating multiple frequency clock signals using a single input clock signal are provided. Each clock signal generated has a cycle time that is an integer multiple of the input clock cycle time. The fastest clock signal, i.e., the clock signal with the highest frequency generated has the same cycle time as the input clock. The rising edges of all the clock signals generated are synchronized and each clock signal generated has an approximate duty cycle of 50%. This is achieved by first applying the input clock signal to an input terminal of a plurality of registers and of a frequency control module of the signal generator, presenting control signals to input terminals of the registers and of the frequency control module, and generating a plurality of output clock signals in the frequency control module, dependent on the input clock signal and on the control signals.Type: GrantFiled: May 4, 1998Date of Patent: May 16, 2000Assignee: Adaptec, Inc.Inventor: Shahe H. Krakirian
-
Patent number: 5946707Abstract: A method and apparatus for performing XOR operations on a hard disk drive are provided, which optimize the buffer bandwidth with minimal logic added to the hard disk controller integrated circuit. This is achieved by first storing data from a first source in the buffer memory in an interleaved fashion (i.e. at memory locations having addresses k, k+2 . . . ,k+2n-2) and then sequentially reading each bit set from the buffer memory, XORing it with a corresponding bit set read from a second source and writing the result at the next consecutive location in the buffer memory (i.e. at memory locations having addresses k+1, k+3 . . . k+2n-1). The method can be implemented on existing hard disk controllers with minimal modifications to the hardware. In addition, an embodiment of the invention allows for decoupling of the XOR operation from disk and host transfers, allowing each of those transfers to occur at their maximum rate and using the remaining buffer bandwidth for the XOR operation.Type: GrantFiled: February 28, 1997Date of Patent: August 31, 1999Assignee: Adaptec, Inc.Inventor: Shahe H. Krakirian
-
Patent number: 5845154Abstract: A hard disk controller integrated circuit of a SCSI target device comprises a sequencer which causes a SCSI bus to transition from a command bus phase to a data transfer bus phase during execution of an autoread or an autowrite SCSI command without waiting for a communication from a microprocessor of the SCSI target device. In some embodiments, the command is determined to be either an autotransfer command or a non-autotransfer command. If the command is a non-autotransfer command, then the sequencer does not proceed directly to the data transfer phase but rather requires microprocessor intervention before proceeding to the data transfer phase. In some embodiments, an autotransfer command (such as an autoread or an autowrite command) is carried out by the disk drive controller integrated circuit with only two interrupts being generated to the microprocessor: one after receiving the autotransfer command from the initiator; and one after data transfer of the autotransfer command is complete.Type: GrantFiled: June 5, 1995Date of Patent: December 1, 1998Assignee: Adaptec, Inc.Inventor: Shahe H. Krakirian
-
Patent number: 5781803Abstract: A hard disk controller integrated circuit of a SCSI target device comprises a sequencer which causes a SCSI bus to transition from a command bus phase to a data transfer bus phase during execution of an autoread or an autowrite SCSI command without waiting for a communication from a microprocessor of the SCSI target device. In some embodiments, the command is determined to be either an autotransfer command or a non-autotransfer command. If the command is a non-autotransfer command, then the sequencer does not proceed directly to the data transfer phase but rather requires microprocessor intervention before proceeding to the data transfer phase. In some embodiments, an autotransfer command (such as an autoread or an autowrite command) is carried out by the disk drive controller integrated circuit with only two interrupts being generated to the microprocessor: one after receiving the autotransfer command from the initiator; and one after data transfer of the autotransfer command is complete.Type: GrantFiled: June 5, 1995Date of Patent: July 14, 1998Assignee: Adaptec, Inc.Inventor: Shahe H. Krakirian
-
Patent number: 5752083Abstract: A hard disk controller integrated circuit of a SCSI target-device comprises a sequencer which causes a SCSI bus to transition from a command bus phase to a data transfer bus phase during execution of an autoread or an autowrite SCSI command without waiting for a communication from a microprocessor of the SCSI target device. In some embodiments, the command is determined to be either an autotransfer command or a non-autotransfer command. If the command is a non-autotransfer command, then the sequencer does not proceed directly to the data transfer phase but rather requires microprocessor intervention before proceeding to the data transfer phase. In some embodiments, an autotransfer command (such as an autoread or an autowrite command) is carried out by the disk drive controller integrated circuit with only two interrupts being generated to the microprocessor: one after receiving the autotransfer command from the initiator; and one after data transfer of the autotransfer command is complete.Type: GrantFiled: June 5, 1995Date of Patent: May 12, 1998Assignee: Adaptec, Inc.Inventor: Shahe H. Krakirian
-
Patent number: 5640593Abstract: A hard disk controller integrated circuit of a SCSI target device comprises a sequencer which causes a SCSI bus to transition from a command bus phase to a data transfer bus phase during execution of an autoread or an autowrite SCSI command without waiting for a communication from a microprocessor of the SCSI target device. In some embodiments, the command is determined to be either an autotransfer command or a non-autotransfer command. If the command is a non-autotransfer command, then the sequencer does not proceed directly to the data transfer phase but rather requires microprocessor intervention before proceeding to the data transfer phase. In some embodiments, an autotransfer command (such as an autoread or an autowrite command) is carried out by the disk drive controller integrated circuit with only two interrupts being generated to the microprocessor: one after receiving the autotransfer command from the initiator; and one after data transfer of the autotransfer command is complete.Type: GrantFiled: June 5, 1995Date of Patent: June 17, 1997Assignee: Adaptec, Inc.Inventor: Shahe H. Krakirian