Patents by Inventor Shang-Tse Chuang
Shang-Tse Chuang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150339227Abstract: A system and method for providing high-speed memory operations is disclosed. The technique uses virtualization of memory space to map a virtual address space to a larger physical address space wherein no memory bank conflicts will occur. The larger physical address space is used to prevent memory bank conflicts from occurring by moving the virtualized memory addresses of data being written to memory to a different location in physical memory that will eliminate a memory bank conflict. This allows the memory system to both store and read data in the same cycle with no conflicts.Type: ApplicationFiled: June 4, 2015Publication date: November 26, 2015Inventors: Sundar Iyer, Shang-Tse Chuang
-
Patent number: 9147466Abstract: Static random access memory (SRAM) circuits are used in most digital integrated circuits to store representations of data bits. To handle multiple concurrent memory requests, an efficient dual-port six transistor (6T) SRAM bit cell is proposed. The dual-port 6T SRAM cell uses independent word lines and bit lines such that the true/data side and the false/data-complement side of the SRAM bit cell may be accessed independently. Single-ended reads allow the two independent word lines and bit lines to handle two independent read operations in a single cycle using spatial domain multiplexing. Single-ended writes are enabled by adjusting the VDD power voltage supplied to a memory cell when writes are performed such that a single word line and bit line pair can be used write either a logical “0” or logical “1” into either side of the SRAM bit cell. Thus, spatial domain multiplexing with a voltage assist allows single-ended writes to handle two independent write operations to be handled in a single cycle.Type: GrantFiled: May 9, 2014Date of Patent: September 29, 2015Assignee: Cisco Technology, Inc.Inventors: Sundar Iyer, Shang-Tse Chuang, Thu Nguyen
-
Publication number: 20150234950Abstract: Multi-port memory circuits are often required within modern digital integrated circuits to store data. Multi-port memory circuits allow multiple memory users to access the same memory cell simultaneously. Multi-port memory circuits are generally custom-designed in order to obtain the best performance or synthesized with logic synthesis tools for quick design. However, these two options for creating multi-port memory give integrated circuit designers a stark choice: invest a large amount of time and money to custom design an efficient multi-port memory system or allow logic synthesis tools to inefficiently create multi-port memory. An intermediate solution is disclosed that allows an efficient multi-port memory array to be created largely using standard circuit cell components and register transfer level hardware design language code.Type: ApplicationFiled: May 4, 2015Publication date: August 20, 2015Inventors: Sundar Iyer, Shang-Tse Chuang, Thu Nguyen, Sanjeev Joshi, Adam Kablanian
-
Patent number: 9063876Abstract: A system and method for providing high-speed memory operations is disclosed. The technique uses virtualization of memory space to map a virtual address space to a larger physical address space wherein no memory bank conflicts will occur. The larger physical address space is used to prevent memory bank conflicts from occurring by moving the virtualized memory addresses of data being written to memory to a different location in physical memory that will eliminate a memory bank conflict. This allows the memory system to both store and read data in the same cycle with no conflicts.Type: GrantFiled: September 15, 2014Date of Patent: June 23, 2015Assignee: Cisco Technology, Inc.Inventors: Sundar Iyer, Shang-Tse Chuang
-
Patent number: 9058860Abstract: Multi-port memory circuits are often required within modern digital integrated circuits to store data. Multi-port memory circuits allow multiple memory users to access the same memory cell simultaneously. Multi-port memory circuits are generally custom-designed in order to obtain the best performance or synthesized with logic synthesis tools for quick design. However, these two options for creating multi-port memory give integrated circuit designers a stark choice: invest a large amount of time and money to custom design an efficient multi-port memory system or allow logic synthesis tools to inefficiently create multi-port memory. An intermediate solution is disclosed that allows an efficient multi-port memory array to be created largely using standard circuit cell components and register transfer level hardware design language code.Type: GrantFiled: March 29, 2012Date of Patent: June 16, 2015Assignee: Memoir Systems, Inc.Inventors: Sundar Iyer, Shang-Tse Chuang, Thu Nguyen, Sanjeev Joshi, Adam Kablanian
-
Publication number: 20150106584Abstract: A system and method for providing high-speed memory operations is disclosed. The technique uses virtualization of memory space to map a virtual address space to a larger physical address space wherein no memory bank conflicts will occur. The larger physical address space is used to prevent memory bank conflicts from occurring by moving the virtualized memory addresses of data being written to memory to a different location in physical memory that will eliminate a memory bank conflict. This allows the memory system to both store and read data in the same cycle with no conflicts.Type: ApplicationFiled: September 15, 2014Publication date: April 16, 2015Inventors: Sundar Iyer, Shang-Tse Chuang
-
Patent number: 8935507Abstract: A system and method for providing high-speed memory operations is disclosed. The technique uses virtualization of memory space to map a virtual address space to a larger physical address space wherein no memory bank conflicts will occur. The larger physical address space is used to prevent memory bank conflicts from occurring by storing a second encoded copy of data in a multi-port XOR memory bank.Type: GrantFiled: August 5, 2013Date of Patent: January 13, 2015Assignee: Memoir Systems, Inc.Inventors: Sundar Iyer, Shang-Tse Chuang
-
Publication number: 20150003148Abstract: Static random access memory (SRAM) circuits are used in most digital integrated circuits to store representations of data bits. To handle multiple concurrent memory requests, an efficient dual-port six transistor (6T) SRAM bit cell is proposed. The dual-port 6T SRAM cell uses independent word lines and bit lines such that the true/data side and the false/data-complement side of the SRAM bit cell may be accessed independently. Single-ended reads allow the two independent word lines and bit lines to handle two independent read operations in a single cycle using spatial domain multiplexing. Single-ended writes are enabled by adjusting the VDD power voltage supplied to a memory cell when writes are performed such that a single word line and bit line pair can be used write either a logical “0” or logical “1” into either side of the SRAM bit cell. Thus, spatial domain multiplexing with a voltage assist allows single-ended writes to handle two independent write operations to be handled in a single cycle.Type: ApplicationFiled: May 9, 2014Publication date: January 1, 2015Applicant: MEMOIR SYSTEMS, INC.Inventors: Sundar Iyer, Shang-Tse Chuang, Thu Nguyen
-
Patent number: 8902672Abstract: Static random access memory (SRAM) circuits are used in most digital integrated circuits to store data. To handle multiple memory users, an efficient dual port six transistor (6T) SRAM memory cell is proposed. The dual port 6T SRAM cell uses independent word lines and bit lines such that the true side and the false side of the SRAM cell may be accessed independently. Single-ended reads allow the two independent word lines and bit lines to handle two reads in a single cycle using spatial domain multiplexing. Writes can be handled faster that read operations such that two writes can be handled in a single cycle using time division multiplexing. To further improve the operation of the dual port 6T SRAM cell a number of algorithmic techniques are used to improve the operation of the memory system.Type: GrantFiled: January 1, 2013Date of Patent: December 2, 2014Assignee: Memoir Systems, Inc.Inventors: Sundar Iyer, Shang-Tse Chuang, Thu Nguyen, Sanjeev Joshi, Adam Kablanian, Kartik Mohanram
-
Publication number: 20140310482Abstract: A system and method for providing high-speed memory operations is disclosed. The technique uses virtualization of memory space to map a virtual address space to a larger physical address space wherein no memory bank conflicts will occur. The larger physical address space is used to prevent memory bank conflicts from occurring by storing a second encoded copy of data in a multi-port XOR memory bank.Type: ApplicationFiled: August 5, 2013Publication date: October 16, 2014Applicant: Memoir Systems, Inc.Inventors: Sundar Iyer, Shang-Tse Chuang
-
Patent number: 8838934Abstract: A system and method for providing high-speed memory operations is disclosed. The technique uses virtualization of memory space to map a virtual address space to a larger physical address space wherein no memory bank conflicts will occur. The larger physical address space is used to prevent memory bank conflicts from occurring by moving the virtualized memory addresses of data being written to memory to a different location in physical memory that will eliminate a memory bank conflict. To improve memory performance destructive read operations are used when reading data but the data is written back into the physical memory in a later cycle.Type: GrantFiled: April 18, 2013Date of Patent: September 16, 2014Assignee: Memoir Systems, Inc.Inventors: Sundar Iver, Shang-Tse Chuang
-
Publication number: 20140185364Abstract: Static random access memory (SRAM) circuits are used in most digital integrated circuits to store data. To handle multiple memory users, an efficient dual port six transistor (6T) SRAM memory cell is proposed. The dual port 6T SRAM cell uses independent word lines and bit lines such that the true side and the false side of the SRAM cell may be accessed independently. Single-ended reads allow the two independent word lines and bit lines to handle two reads in a single cycle using spatial domain multiplexing. Writes can be handled faster that read operations such that two writes can be handled in a single cycle using time division multiplexing. To further improve the operation of the dual port 6T SRAM cell a number of algorithmic techniques are used to improve the operation of the memory system.Type: ApplicationFiled: January 1, 2013Publication date: July 3, 2014Applicant: Memoir Systems, Inc.Inventors: Sundar Iyer, Shang-Tse Chuang, Thu Nguyen, Sanjeev Joshi, Adam Kablanian
-
Patent number: 8760958Abstract: To handle multiple concurrent memory requests, a dual-port six transistor (6T) SRAM bit cell is proposed. The dual-port 6T SRAM cell uses independent word lines and bit lines such that the true side and the false side of the bit cell may be accessed independently. Single-ended reads allow the memory system to handle two independent read operations concurrently. Single-ended writes are enabled by adjusting the VDD power voltage supplied to a memory cell when writes are performed such that a single word line and bit line pair can be used write either a logical “0” or logical “1” into either side of the bit cell. Thus, single-ended operation with a voltage assist allows a memory system to handle two concurrent write operations. A write buffer may be added to the memory system to prevent conflicts and thus enable concurrent read operations and write operations in a single cycle.Type: GrantFiled: March 15, 2012Date of Patent: June 24, 2014Assignee: Memoir Systems, Inc.Inventors: Sundar Iyer, Shang-Tse Chuang, Thu Nguyen
-
Publication number: 20140104960Abstract: Static random access memory (SRAM) circuits are used in most digital integrated circuits to store digital data bits. SRAM memory circuits are generally read by decoding an address, reading from an addressed memory cell using a set of bit lines, outputting data from the read memory cell, and precharging the bit lines for a subsequent memory cycle. To handle memory operations faster, a bit line multiplexing system is proposed. Two sets of bit lines are coupled to each memory cell and each set of bit lines are used for memory operations in alternating memory cycles. During a first memory cycle, a first set of bit lines accesses the memory array while precharging a second set of bit lines. Then during a second memory cycle following the first memory cycle, the first set of bit lines are precharged while the second set of bit lines accesses the memory array to read data.Type: ApplicationFiled: October 15, 2012Publication date: April 17, 2014Inventors: Sundar Iyer, Shang-Tse Chuang, Thu Nguyen, Sanjeev Joshi, Adam Kablanian
-
Patent number: 8677072Abstract: A reduced latency memory system that prevents memory bank conflicts. The reduced latency memory system receives a read request and write request. The read request is then handled by simultaneously fetching data from a main memory and a cache memory. The address of the read request is compared with a cache tag value and if the cache tag value matches the address of the read request, the data from the cache memory is served. The write request is stored and handled in a subsequent memory cycle.Type: GrantFiled: December 15, 2010Date of Patent: March 18, 2014Assignee: Memoir Systems, Inc.Inventors: Sundar Iyer, Shang-Tse Chuang
-
Patent number: 8589851Abstract: Designing memory subsystems for integrated circuits can be time-consuming and costly task. To reduce development time and costs, an automated system and method for designing and constructing high-speed memory operations is disclosed. The automated system accepts a set of desired memory characteristics and then methodically selects different potential memory system design types and different implementations of each memory system design type. The potential memory system design types may include traditional memory systems, optimized traditional memory systems, intelligent memory systems, and hierarchical memory systems. A selected set of proposed memory systems that meet the specified set of desired memory characteristics is output to a circuit designer. When a circuit designer selects a proposed memory system, the automated system generates a complete memory system design, a model for the memory system, and a test suite for the memory system.Type: GrantFiled: August 23, 2010Date of Patent: November 19, 2013Assignee: Memoir Systems, Inc.Inventors: Sundar Iyer, Sanjeev Joshi, Shang-Tse Chuang
-
Publication number: 20130258757Abstract: Multi-port memory circuits are often required within modern digital integrated circuits to store data. Multi-port memory circuits allow multiple memory users to access the same memory cell simultaneously. Multi-port memory circuits are generally custom-designed in order to obtain the best performance or synthesized with logic synthesis tools for quick design. However, these two options for creating multi-port memory give integrated circuit designers a stark choice: invest a large amount of time and money to custom design an efficient multi-port memory system or allow logic synthesis tools to inefficiently create multi-port memory. An intermediate solution is disclosed that allows an efficient multi-port memory array to be created largely using standard circuit cell components and register transfer level hardware design language code.Type: ApplicationFiled: March 29, 2012Publication date: October 3, 2013Applicant: MEMOIR SYSTEMS, INC.Inventors: Sundar Iyer, Shang-Tse Chuang, Thu Nguyen, Sanjeev Joshi, Adam Kablanian
-
Publication number: 20130242677Abstract: To handle multiple concurrent memory requests, a dual-port six transistor (6T) SRAM bit cell is proposed. The dual-port 6T SRAM cell uses independent word lines and bit lines such that the true side and the false side of the bit cell may be accessed independently. Single-ended reads allow the memory system to handle two independent read operations concurrently. Single-ended writes are enabled by adjusting the VDD power voltage supplied to a memory cell when writes are performed such that a single word line and bit line pair can be used write either a logical “0” or logical “1” into either side of the bit cell. Thus, single-ended operation with a voltage assist allows a memory system to handle two concurrent write operations. A write buffer may be added to the memory system to prevent conflicts and thus enable concurrent read operations and write operations in a single cycle.Type: ApplicationFiled: March 15, 2012Publication date: September 19, 2013Applicant: MEMOIR SYSTEMS, INC.Inventors: Sundar Iyer, Shang-Tse Chuang, Thu Nguyen
-
Patent number: 8504796Abstract: A system and method for providing high-speed memory operations is disclosed. The technique uses virtualization of memory space to map a virtual address space to a larger physical address space wherein no memory bank conflicts will occur. The larger physical address space is used to prevent memory bank conflicts from occurring by moving the virtualized memory addresses of data being written to memory to a different location in physical memory that will eliminate a memory bank conflict. A changeable mapping table that maps the virtualized memory addresses to physical memory addresses is stored in the same memory system.Type: GrantFiled: August 8, 2012Date of Patent: August 6, 2013Assignee: Memoir Systems, Inc.Inventors: Sundar Iyer, Shang-Tse Chuang
-
Patent number: 8433880Abstract: A system and method for providing high-speed memory operations is disclosed. The technique uses virtualization of memory space to map a virtual address space to a larger physical address space wherein no memory bank conflicts will occur. The larger physical address space is used to prevent memory bank conflicts from occurring by moving the virtualized memory addresses of data being written to memory to a different location in physical memory that will eliminate a memory bank conflict.Type: GrantFiled: September 8, 2009Date of Patent: April 30, 2013Assignee: Memoir Systems, Inc.Inventors: Sundar Iyer, Shang-Tse Chuang