Patents by Inventor Shanmuganand Chellamuthu
Shanmuganand Chellamuthu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230204656Abstract: A circuit includes a gain stage, first and second amplifiers, and a comparison circuit. The gain stage has an input and an output. The first amplifier has an input and an output. The input of the first amplifier is coupled to the input of the gain stage. The second amplifier has an input and an output. The input of the second amplifier is coupled to the output of the gain stage. The comparison circuit is coupled to the outputs of the first and second amplifiers. The comparison circuit is configured to compare signals on the outputs of the first and second amplifiers and to generate a fault flag signal responsive to the output signal from the first amplifier being different than the output signal from the second amplifier.Type: ApplicationFiled: March 6, 2023Publication date: June 29, 2023Inventors: Kemal Safak DEMIRCI, Shanmuganand CHELLAMUTHU, Qunying LI
-
Patent number: 11611323Abstract: An automatic gain control circuit includes a linear-to-log conversion circuit, a current amplifier circuit, and an amplitude sense circuit. The current amplifier circuit includes a current input terminal coupled to an output terminal of the linear-to-log conversion circuit. The amplitude sense circuit includes an input terminal coupled to an output terminal of the current amplifier circuit, and an output terminal coupled to a gain control input terminal of the current amplifier circuit.Type: GrantFiled: October 2, 2019Date of Patent: March 21, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Qunying Li, Shanmuganand Chellamuthu
-
Patent number: 11598802Abstract: A circuit includes a gain stage, first and second amplifiers, and a comparison circuit. The gain stage has an input and an output. The first amplifier has an input and an output. The input of the first amplifier is coupled to the input of the gain stage. The second amplifier has an input and an output. The input of the second amplifier is coupled to the output of the gain stage. The comparison circuit is coupled to the outputs of the first and second amplifiers. The comparison circuit is configured to compare signals on the outputs of the first and second amplifiers and to generate a fault flag signal responsive to the output signal from the first amplifier being different than the output signal from the second amplifier.Type: GrantFiled: February 5, 2021Date of Patent: March 7, 2023Assignee: Texas Instruments IncorporatedInventors: Kemal Safak Demirci, Shanmuganand Chellamuthu, Qunying Li
-
Publication number: 20220407516Abstract: A system includes a sensor integrated circuit (IC), including a driver adapted to be coupled to an oscillator, the driver including first and second transistors. The sensor IC includes an amplitude control amplifier coupled to the first transistor. The sensor IC also includes a common mode control amplifier coupled to the second transistor. The sensor IC includes a handover control circuit coupled to the amplitude control amplifier and configured to hand off an operation from the sensor IC to a different sensor IC, the handover control circuit including a resistor network coupled to a switch network.Type: ApplicationFiled: June 17, 2021Publication date: December 22, 2022Inventors: Shanmuganand CHELLAMUTHU, Qunying LI, Vikram Joseph MANI
-
Publication number: 20220252663Abstract: A circuit includes a gain stage, first and second amplifiers, and a comparison circuit. The gain stage has an input and an output. The first amplifier has an input and an output. The input of the first amplifier is coupled to the input of the gain stage. The second amplifier has an input and an output. The input of the second amplifier is coupled to the output of the gain stage. The comparison circuit is coupled to the outputs of the first and second amplifiers. The comparison circuit is configured to compare signals on the outputs of the first and second amplifiers and to generate a fault flag signal responsive to the output signal from the first amplifier being different than the output signal from the second amplifier.Type: ApplicationFiled: February 5, 2021Publication date: August 11, 2022Inventors: Kemal Safak DEMIRCI, Shanmuganand CHELLAMUTHU, Qunying LI
-
Patent number: 10985763Abstract: A circuit includes a bandpass filter and a self-tracking circuit. The bandpass filter has a first input node configured to receive an input square wave signal and an output node configured to provide an output sine wave signal. The bandpass filter includes a first binary-weighted programmable resistor array. The self-tracking circuit includes a second input node coupled to the output node. The self-tracking circuit includes a counter, and the counter includes an output node coupled to the first binary weighted programmable resistor array.Type: GrantFiled: August 12, 2020Date of Patent: April 20, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Qunying Li, Shanmuganand Chellamuthu, Kemal Safak Demirci
-
Publication number: 20210104991Abstract: An automatic gain control circuit includes a linear-to-log conversion circuit, a current amplifier circuit, and an amplitude sense circuit. The current amplifier circuit includes a current input terminal coupled to an output terminal of the linear-to-log conversion circuit. The amplitude sense circuit includes an input terminal coupled to an output terminal of the current amplifier circuit, and an output terminal coupled to a gain control input terminal of the current amplifier circuit.Type: ApplicationFiled: October 2, 2019Publication date: April 8, 2021Inventors: Qunying LI, Shanmuganand CHELLAMUTHU
-
Patent number: 10884037Abstract: An angular resolver system includes, for example, an imbalance detector for detecting degraded resolver output signals. The imbalance detector includes a first and second power averaging circuits and a comparator circuit. The first power averaging circuit includes a first integrator for generating over a first time window a first average power signal in response to resolver sensor output signals. The second power averaging circuit includes a second integrator for generating over a second time window a second average power signal in response to the resolver sensor output signals, where the first time window is longer than the second time window. The comparator circuit compares the first average power signal and the second average power signal and generates a fault signal when the first average power signal and the second average power signal differ by a selected voltage threshold.Type: GrantFiled: September 12, 2016Date of Patent: January 5, 2021Assignee: Texas Instruments IncorporatedInventors: Shanmuganand Chellamuthu, Qunying Li, Sri Navaneethakrishnan Easwaran
-
Publication number: 20200373926Abstract: A circuit includes a bandpass filter and a self-tracking circuit. The bandpass filter has a first input node configured to receive an input square wave signal and an output node configured to provide an output sine wave signal. The bandpass filter includes a first binary-weighted programmable resistor array. The self-tracking circuit includes a second input node coupled to the output node. The self-tracking circuit includes a counter, and the counter includes an output node coupled to the first binary weighted programmable resistor array.Type: ApplicationFiled: August 12, 2020Publication date: November 26, 2020Inventors: Qunying LI, Shanmuganand CHELLAMUTHU, Kemal Safak DEMIRCI
-
Patent number: 10848142Abstract: A protection device includes a dynamic gate bias circuit and an input pass switch. The dynamic gate bias circuit comprises an input pass switch configured to receive a first input and a first control signal; a voltage level shifter coupled to the input pass switch; a current mirror coupled to the voltage level shifter at a first node; a regulator coupled to the current mirror at a second node; and a transistor coupled to the first node, wherein the transistor is configured to receive a second control signal from the first node and to receive the first input.Type: GrantFiled: May 10, 2018Date of Patent: November 24, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Kemal Safak Demirci, Shanmuganand Chellamuthu
-
Patent number: 10784873Abstract: A circuit includes a bandpass filter and a self-tracking circuit. The bandpass filter has a first input node configured to receive an input square wave signal and an output node configured to provide an output sine wave signal. The bandpass filter includes a first binary-weighted programmable resistor array. The self-tracking circuit includes a second input node coupled to the output node. The self-tracking circuit includes a counter, and the counter includes an output node coupled to the first binary weighted programmable resistor array.Type: GrantFiled: April 23, 2019Date of Patent: September 22, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Qunying Li, Shanmuganand Chellamuthu, Kemal Safak Demirci
-
Patent number: 10520971Abstract: A current sink circuit coupled to pull down a gate control node (GCN) for an NMOS power FET that controls an actuator includes first and second NMOS transistors coupled in series between the GCN and a lower rail, where the first NMOS transistor has a gate and drain coupled together through a resistor. The current sink circuit also includes a control signal generation circuit (CSGC) and a negative voltage blocking circuit (NVBC). The CSGC is coupled to receive at least one voltage input and an ignition signal and to provide a first control signal and a second control signal. The NVBC is coupled to pass the first control signal from the control signal generation circuit to the gate of the first NMOS transistor and to block a negative voltage on the GCN from reaching the CSGC. The second control signal is coupled to the gate of the second NMOS transistor.Type: GrantFiled: December 5, 2017Date of Patent: December 31, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sri Navaneethakrishnan Easwaran, Vijayalakshmi Devarajan, Timothy Paul Duryea, Shanmuganand Chellamuthu
-
Publication number: 20190348978Abstract: A protection device includes a dynamic gate bias circuit and an input pass switch. The dynamic gate bias circuit comprises an input pass switch configured to receive a first input and a first control signal; a voltage level shifter coupled to the input pass switch; a current mirror coupled to the voltage level shifter at a first node; a regulator coupled to the current mirror at a second node; and a transistor coupled to the first node, wherein the transistor is configured to receive a second control signal from the first node and to receive the first input.Type: ApplicationFiled: May 10, 2018Publication date: November 14, 2019Inventors: Kemal Safak DEMIRCI, Shanmuganand CHELLAMUTHU
-
Patent number: 10408643Abstract: Methods, apparatus, systems and articles of manufacture to increase resolver-to-digital converter accuracy are disclosed.Type: GrantFiled: September 26, 2016Date of Patent: September 10, 2019Assignee: Texas Instruments IncorporatedInventors: Shanmuganand Chellamuthu, Viktor Tasevski, Ted F. Lekan, Fei Xu
-
Patent number: 10382030Abstract: A voltage regulator and a gate control circuit for an aid transistor coupled to assist a pass element for the voltage regulator during line transients having a given slope are disclosed. The gate control circuit includes a first circuit coupled to receive an output voltage of the voltage regulator on a first node and to provide a gate control voltage that mirrors the output voltage on a second node. A low pass filter is coupled to receive the gate control voltage and to provide a filtered gate control voltage to the gate of the aid transistor.Type: GrantFiled: July 12, 2017Date of Patent: August 13, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Shanmuganand Chellamuthu, Kemal Safak Demirci, Anand Gopalan
-
Publication number: 20190025866Abstract: A current sink circuit coupled to pull down a gate control node (GCN) for an NMOS power FET that controls an actuator includes first and second NMOS transistors coupled in series between the GCN and a lower rail, where the first NMOS transistor has a gate and drain coupled together through a resistor. The current sink circuit also includes a control signal generation circuit (CSGC) and a negative voltage blocking circuit (NVBC). The CSGC is coupled to receive at least one voltage input and an ignition signal and to provide a first control signal and a second control signal. The NVBC is coupled to pass the first control signal from the control signal generation circuit to the gate of the first NMOS transistor and to block a negative voltage on the GCN from reaching the CSGC. The second control signal is coupled to the gate of the second NMOS transistor.Type: ApplicationFiled: December 5, 2017Publication date: January 24, 2019Inventors: Sri Navaneethakrishnan Easwaran, Vijayalakshmi Devarajan, Timothy Paul Duryea, Shanmuganand Chellamuthu
-
Publication number: 20190020338Abstract: A voltage regulator and a gate control circuit for an aid transistor coupled to assist a pass element for the voltage regulator during line transients having a given slope are disclosed. The gate control circuit includes a first circuit coupled to receive an output voltage of the voltage regulator on a first node and to provide a gate control voltage that mirrors the output voltage on a second node. A low pass filter is coupled to receive the gate control voltage and to provide a filtered gate control voltage to the gate of the aid transistor.Type: ApplicationFiled: July 12, 2017Publication date: January 17, 2019Inventors: Shanmuganand Chellamuthu, Kemal Safak Demirci, Anand Gopalan
-
Publication number: 20180073895Abstract: An angular resolver system includes, for example, an imbalance detector for detecting degraded resolver output signals. The imbalance detector includes a first and second power averaging circuits and a comparator circuit. The first power averaging circuit includes a first integrator for generating over a first time window a first average power signal in response to resolver sensor output signals. The second power averaging circuit includes a second integrator for generating over a second time window a second average power signal in response to the resolver sensor output signals, where the first time window is longer than the second time window. The comparator circuit compares the first average power signal and the second average power signal and generates a fault signal when the first average power signal and the second average power signal differ by a selected voltage threshold.Type: ApplicationFiled: September 12, 2016Publication date: March 15, 2018Inventors: Shanmuganand Chellamuthu, Qunying Li, Sri Navaneethakrishnan Easwaran
-
Publication number: 20180052013Abstract: Methods, apparatus, systems and articles of manufacture to increase resolver-to-digital converter accuracy are disclosed.Type: ApplicationFiled: September 26, 2016Publication date: February 22, 2018Inventors: Shanmuganand Chellamuthu, Viktor Tasevski, Ted F. Lekan, Fei Xu
-
Patent number: 9515655Abstract: A circuit includes an input pin connected to an integrated circuit (IC) that receives an input voltage that is provided to a first voltage circuit within the IC. A pass device having a control input responds to a first control signal state and a second control signal state. The first control signal state turns the pass device off such that the input voltage is switched off to block the passing of the input voltage to a second voltage circuit within the IC. The second control signal state turns the pass device on such that the input voltage is switched through the pass device to the second voltage circuit in a voltage range that is compatible with an input operating voltage range of the second voltage circuit.Type: GrantFiled: March 27, 2015Date of Patent: December 6, 2016Assignee: Texas Instruments IncorporatedInventors: Shanmuganand Chellamuthu, Kemal Safak Demirci