Patents by Inventor Shao-Fu Chu
Shao-Fu Chu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8003529Abstract: A method of forming an integrated circuit is disclosed. The method includes providing a substrate and forming on the substrate a shield structure comprising a shield member and a ground strap. The shield member comprises a non-metallic portion, and the ground strap comprises a metallic portion.Type: GrantFiled: January 25, 2010Date of Patent: August 23, 2011Assignee: Globalfoundries Singapore Pte. Ltd.Inventors: Suh Fei Lim, Kok Wai Chew, Sanford Shao-Fu Chu, Michael Chye Huat Cheng
-
Publication number: 20100120244Abstract: A method of forming an integrated circuit is disclosed. The method includes providing a substrate and forming on the substrate a shield structure comprising a shield member and a ground strap. The shield member comprises a non-metallic portion, and the ground strap comprises a metallic portion.Type: ApplicationFiled: January 25, 2010Publication date: May 13, 2010Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD.Inventors: Suh Fei LIM, Kok Wai CHEW, Sanford Shao-Fu CHU, Michael Chye Huat CHENG
-
Patent number: 7652355Abstract: Embodiments of the invention provide an integrated circuit structure comprising: a substrate; a shield structure comprising a shield member and a ground strap formed on the substrate, wherein the shield member comprises a non-metallic portion, and the ground strap comprises a metallic portion.Type: GrantFiled: August 1, 2007Date of Patent: January 26, 2010Assignee: Chartered Semiconductor Manufacturing, Ltd.Inventors: Suh Fei Lim, Kok Wai Chew, Sanford Shao-Fu Chu, Michael Chye Huat Cheng
-
Publication number: 20050196931Abstract: A lateral heterojunction bipolar transistor (HBT), comprising a semiconductor substrate having having a first insulating layer over the semiconductor substrate. A base trench is formed in a first silicon layer over the first insulating layer to form a collector layer over an exposed portion of the semiconductor substrate and an emitter layer over the first insulating layer. A semiconductive layer is formed on the sidewalls of the base trench to form a collector structure in contact with the collector layer and an emitter structure in contact with the emitter layer. A base structure is formed in the base trench. A plurality of connections is formed through an interlevel dielectric layer to the collector layer, the emitter layer, and the base structure. The base structure preferably is a compound semiconductive material of silicon and at least one of silicon-germanium, silicon-germanium-carbon, and combinations thereof.Type: ApplicationFiled: May 4, 2005Publication date: September 8, 2005Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD.Inventors: Jian Li, Lap Chan, Purakh Verma, Jia Zheng, Shao-fu Chu
-
Publication number: 20050170580Abstract: A bipolar transistor, with a substrate having a collector region and a base structure provided thereon. An emitter structure is formed over the base structure and an extrinsic base structure is formed over the base structure and over the collector region beside and spaced from the emitter structure. A dielectric layer is deposited over the substrate and connections are formed to the extrinsic base structure, the emitter structure and the collector region.Type: ApplicationFiled: February 12, 2005Publication date: August 4, 2005Applicant: Chartered Semiconductor Manufacturing Ltd.Inventors: Purakh Verma, Shao-fu Chu
-
Publication number: 20050145953Abstract: A method of manufacturing a BiCMOS integrated circuit including a CMOS transistor having a gate structure, and a heterojunction bipolar transistor having an extrinsic base structure. A substrate is provided, and a polysilicon layer is formed over the substrate. The gate structure and the extrinsic base structure are formed in the polysilicon layer. A plurality of contacts is formed through the interlevel dielectric layer to the CMOS transistor and the heterojunction bipolar transistor.Type: ApplicationFiled: January 5, 2004Publication date: July 7, 2005Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTDInventors: Lap Chan, Jia Zheng, Purakh Verma, Jian Li, Shao-fu Chu
-
Lateral heterojunction bipolar transistor and method of manufacture using selective epitaxial growth
Publication number: 20050116254Abstract: A method for manufacturing a heterojunction bipolar transistor is provided. An intrinsic collector structure is formed on a substrate. An extrinsic base structure partially overlaps the intrinsic collector structure. An intrinsic base structure is formed adjacent the intrinsic collector structure and under the extrinsic base structure. An emitter structure is formed adjacent the intrinsic base structure. An extrinsic collector structure is formed adjacent the intrinsic collector structure. A plurality of contacts is formed through an interlevel dielectric layer to the extrinsic collector structure, the extrinsic base structure, and the emitter structure.Type: ApplicationFiled: December 1, 2003Publication date: June 2, 2005Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Purakh Verma, Shao-Fu Chu, Lap Chan, Jia Zheng, Jian Li -
Publication number: 20050101096Abstract: A method for manufacturing a lateral heterojunction bipolar transistor (HBT) is provided comprising a semiconductor substrate having a first insulating layer over the semiconductor substrate. A base trench is formed in a first silicon layer over the first insulating layer to form a collector layer over an exposed portion of the semiconductor substrate and an emitter layer over the first insulating layer. A semiconductive layer is formed on the sidewalls of the base trench to form a collector structure in contact with the collector layer and an emitter structure in contact with the emitter layer. A base structure is formed in the base trench. A plurality of connections is formed through an interlevel dielectric layer to the collector layer, the emitter layer, and the base structure. The base structure preferably is a compound semiconductive material of silicon and at least one of silicon-germanium, silicon-germanium-carbon, and combinations thereof.Type: ApplicationFiled: November 6, 2003Publication date: May 12, 2005Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Jian Li, Lap Chan, Purakh Verma, Jia Zheng, Shao-Fu Chu
-
Publication number: 20050101038Abstract: A heterojunction bipolar transistor (HBT), and manufacturing method therefor, comprising a semiconductor substrate having a collector region, a number of insulating layers over the semiconductor substrate, at least one of the number of insulating layers having a base cavity over the collector region, a base structure of a compound semiconductive material in the base cavity, a window in the insulating layer over the base cavity, an emitter structure in the window, an interlevel dielectric layer, and connections through the interlevel dielectric layer to the base structure, the emitter structure, and the collector region. The base structure and the emitter structure preferably are formed in the same processing chamber.Type: ApplicationFiled: November 6, 2003Publication date: May 12, 2005Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Purakh Verma, Shao-Fu Chu, Lap Chan, Jian Li, Jia Zheng
-
Publication number: 20050098834Abstract: A BiCMOS semiconductor, and manufacturing method therefore, is provided. A semiconductor substrate having a collector region is provided. A pseudo-gate is formed over the collector region. An emitter window is formed in the pseudo-gate to form an extrinsic base structure. An undercut region beneath a portion of the pseudo-gate is formed to provide an intrinsic base structure in the undercut region. An emitter structure is formed in the emitter window over the intrinsic base structure. An interlevel dielectric layer is formed over the semiconductor substrate, and connections are formed through the interlevel dielectric layer to the collector region, the extrinsic base structure, and the emitter structure. The intrinsic base structure comprises a compound semiconductive material such as silicon and silicon-germanium, or silicon-germanium-carbon, or combinations thereof.Type: ApplicationFiled: November 6, 2003Publication date: May 12, 2005Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Jia Zheng, Lap Chan, Shao-fu Chu
-
Publication number: 20050079678Abstract: A heterojunction bipolar transistor (HBT), and manufacturing method therefor, comprising a semiconductor substrate having a collector region, an intrinsic base region of a compound semiconductive material over the collector region, an extrinsic base region, an emitter structure, an interlevel dielectric layer over the collector region, extrinsic base region and emitter structure, and connections through the interlevel dielectric layer to the base region, the emitter structure, and the collector region. The emitter structure is formed by forming a reverse emitter window over the intrinsic base region, which subsequently is etched to form an emitter window having a multi-layer reverse insulating spacer therein.Type: ApplicationFiled: October 9, 2003Publication date: April 14, 2005Applicant: Chartered Semiconductor Manufacturing Ltd.Inventors: Purakh Verma, Shao-Fu Chu, Lap Chan, Jian Li, Jia Zheng
-
Publication number: 20050079658Abstract: A heterojunction bipolar transistor (HBT), and manufacturing method therfor, comprising a semiconductor substrate having a collector region is provided. A base contact layer is formed over the collector region, and a base trench is formed in the base contact layer and the collector region. An intrinsic base structure having a sidewall portion and a bottom portion is formed in the base trench. An insulating spacer is formed over the sidewall portion of the intrinsic base structure, and an emitter structure is formed over the insulating spacer and the bottom portion of the intrinsic base structure. An interlevel dielectric layer is formed over the base contact layer and the emitter structure. Connections are formed through the interlevel dielectric layer to the collector region, the base contact layer, and the emitter structure. The intrinsic base structure is silicon and at least one of silicon-germanium, silicon-germanium-carbon, and combinations thereof.Type: ApplicationFiled: October 9, 2003Publication date: April 14, 2005Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING, LTD.Inventors: Jian Li, Lap Chan, Purakh Verma, Jia Zheng, Shao-Fu Chu
-
Publication number: 20050057335Abstract: A method of manufacturing a 3-D spiral stacked inductor is provided having a substrate with a plurality of turns in a plurality of levels wherein the number of levels increases from an inner turn to the outer turn of the inductor. First and second connecting portions are respectively connected to an inner turn and an outermost turn, and a dielectric material contains the first and second connecting portions and the plurality of turns over the substrate.Type: ApplicationFiled: October 8, 2004Publication date: March 17, 2005Applicant: Chartered Semiconductor Manufacturing Ltd.Inventors: Choon-Beng Sia, Kiat Yeo, Shao-fu Chu, Cheng Ng, Kok Chew, Wang Goh
-
Patent number: 6300201Abstract: A process of fabricating a sub-micron MOSFET device, featuring a high dielectric constant gate insulator layer, and a metal gate structure, has been developed. Processes performed at temperatures detrimental to the high dielectric, gate insulator layer, such as formation of spacers on the sides of subsequent gate structures, as well as formation of source/drain regions, are introduced prior to the formation of the high dielectric, gate insulator layer. This is accomplished via use of a dummy gate structure, comprised of silicon nitride, used as a mask to define the source/drain regions, and used as the structure in which sidewall spacers are formed on. After selective removal of the dummy gate structure, creating an opening in an interlevel dielectric layer exposing the MOSFET channel region, deposition of the high dielectric, gate insulator layer, on the surface of the MOSFET channel region, is performed.Type: GrantFiled: March 13, 2000Date of Patent: October 9, 2001Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Kai Shao, Jiong Zhang, Qing Hua Zhang, Yi Min Wang, Sanford Shao Fu Chu
-
Patent number: 4385975Abstract: A method of forming a wide deep dielectric filled isolation trench in the surface of a silicon semiconductor substrate by forming a wide plug of chemical vapor deposited silicon dioxide in the trench, filling the remaining unfilled trench portions by chemical vapor depositing a layer of silicon dioxide over the substrate and etching back this layer. The method produces chemically pure, planar wide deep dielectric filled isolation trenches and may also be used to simultaneously produce narrow deep dielectric filled isolation trenches.Type: GrantFiled: December 30, 1981Date of Patent: May 31, 1983Assignee: International Business Machines Corp.Inventors: Shao-Fu Chu, Allen P. Ho, Cheng T. Horng, Bernard M. Kemlage