Patents by Inventor Shao-Tzu Tang
Shao-Tzu Tang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250022809Abstract: An electronic package and a manufacturing method thereof are provided, in which an electronic element is disposed on a carrier structure, then a cladding layer is formed to cover the electronic element, and a shielding layer is formed on the cladding layer to cover the electronic element. The cladding layer is bonded to a shielding structure, and the shielding structure is located between the shielding layer and the electronic element, so as to prevent the electronic element from being subjected to external electromagnetic interference via multiple shielding mechanisms of the shielding structure and the shielding layer.Type: ApplicationFiled: October 12, 2023Publication date: January 16, 2025Inventors: Wen-Jung TSAI, Chih-Hsien CHIU, Chien-Cheng LIN, Shao-Tzu TANG, Ko-Wei CHANG
-
Publication number: 20240364001Abstract: An antenna module is provided with a plurality of antenna structures and a shielding structure arranged on a plate body, and the shielding structure is located between two adjacent antenna structures, where the shielding structure includes a concave portion formed on the plate body and a dielectric material formed between the concave portion and the antenna structure to generate different impedance characteristics, thereby improving the antenna isolation.Type: ApplicationFiled: July 10, 2024Publication date: October 31, 2024Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Shao-Tzu TANG, Chih-Hsien CHIU, Wen-Jung TSAI, Ko-Wei CHANG, Chia-Chu LAI
-
Patent number: 12068535Abstract: An antenna module is provided with a plurality of antenna structures and a shielding structure arranged on a plate body, and the shielding structure is located between two adjacent antenna structures, where the shielding structure includes a concave portion formed on the plate body and a dielectric material formed between the concave portion and the antenna structure to generate different impedance characteristics, thereby improving the antenna isolation.Type: GrantFiled: May 19, 2022Date of Patent: August 20, 2024Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Shao-Tzu Tang, Chih-Hsien Chiu, Wen-Jung Tsai, Ko-Wei Chang, Chia-Chu Lai
-
Publication number: 20230282972Abstract: An antenna module is provided with a plurality of antenna structures and a shielding structure arranged on a plate body, and the shielding structure is located between two adjacent antenna structures, where the shielding structure includes a concave portion formed on the plate body and a dielectric material formed between the concave portion and the antenna structure to generate different impedance characteristics, thereby improving the antenna isolation.Type: ApplicationFiled: May 19, 2022Publication date: September 7, 2023Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Shao-Tzu Tang, Chih-Hsien Chiu, Wen-Jung Tsai, Ko-Wei Chang, Chia-Chu LAI
-
Publication number: 20230027120Abstract: An electronic package is provided, in which a carrier structure provided with electronic components is disposed onto an antenna structure, where a stepped portion is formed at an edge of the antenna structure, so that a shielding body is arranged along a surface of the stepped portion. Therefore, the shielding body only covers a part of the surface of the antenna structure to prevent the shielding body from interfering with operation of the antenna structure.Type: ApplicationFiled: August 25, 2021Publication date: January 26, 2023Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Shao-Tzu Tang, Wen-Jung Tsai, Chih-Hsien Chiu, Ko-Wei Chang, Yu-Wei Yeh, Yu-Cheng Pai, Chuan-Yi Pan, Chi-Rui Wu
-
Patent number: 11404361Abstract: A package structure and a method for fabricating the same are provided. An electronic component such as a sensing chip and a conductive element such as a bonding wire are mounted to a carrier, encapsulated by an encapsulant, and electrically connected through a conductive layer. As such, the electronic component can further be electrically connected to the carrier through the conductive layer and the conductive element. Therefore, the sensing chip can be packaged through current packaging processes, thereby reducing the fabrication cost, shortening the fabrication time and improving the product yield.Type: GrantFiled: November 12, 2020Date of Patent: August 2, 2022Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Shao-Tzu Tang, Jia-Fong Yeh, Yi-Hsuan Liu, Mei-Chi Chen, Ying-Chou Tsai
-
Publication number: 20210066173Abstract: A package structure and a method for fabricating the same are provided. An electronic component such as a sensing chip and a conductive element such as a bonding wire are mounted to a carrier, encapsulated by an encapsulant, and electrically connected through a conductive layer. As such, the electronic component can further be electrically connected to the carrier through the conductive layer and the conductive element. Therefore, the sensing chip can be packaged through current packaging processes, thereby reducing the fabrication cost, shortening the fabrication time and improving the product yield.Type: ApplicationFiled: November 12, 2020Publication date: March 4, 2021Inventors: Shao-Tzu Tang, Jia-Fong Yeh, Yi-Hsuan Liu, Mei-Chi Chen, Ying-Chou Tsai
-
Patent number: 10872847Abstract: A package structure and a method for fabricating the same are provided. An electronic component such as a sensing chip and a conductive element such as a bonding wire are mounted to a carrier, encapsulated by an encapsulant, and electrically connected through a conductive layer. As such, the electronic component can further be electrically connected to the carrier through the conductive layer and the conductive element. Therefore, the sensing chip can be packaged through current packaging processes, thereby reducing the fabrication cost, shortening the fabrication time and improving the product yield.Type: GrantFiled: September 29, 2017Date of Patent: December 22, 2020Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Shao-Tzu Tang, Jia-Fong Yeh, Yi-Hsuan Liu, Mei-Chi Chen, Ying-Chou Tsai
-
Patent number: 10224243Abstract: An electronic package is provided, which includes: an electronic element having an active surface with a plurality of electrode pads, an inactive surface opposite to the active surface, and a side surface adjacent to and connecting the active and inactive surfaces; a plurality of conductive elements formed on the electrode pads of the electronic element; and an encapsulant covering the active and side surfaces of the electronic element and portions of side surfaces of the conductive elements and exposing the inactive surface of the electronic element. Therefore, the invention enhances the structural strength of the active surface of the electronic element so as to prevent cracking of the electronic element and hence avoid delamination of the conductive elements from the electronic element.Type: GrantFiled: September 14, 2017Date of Patent: March 5, 2019Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Shao-Tzu Tang, Chang-Yi Lan, Ying-Chou Tsai
-
Patent number: 10201090Abstract: A circuit structure is provided, which includes a plurality of conductive posts, and a plurality of first and second conductive pads formed on two opposite end surfaces of the conductive posts, respectively. A length of each of the first conductive pads is greater than a width of the first conductive pad so as to reduce an occupation area of the first conductive pad along the width and increase a distance between adjacent first conductive pads, thereby increasing the wiring density and meeting the wiring demand.Type: GrantFiled: June 6, 2017Date of Patent: February 5, 2019Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Shao-Tzu Tang, Ying-Chou Tsai
-
Publication number: 20180342446Abstract: A package structure and a method for fabricating the same are provided. An electronic component such as a sensing chip and a conductive element such as a bonding wire are mounted to a carrier, encapsulated by an encapsulant, and electrically connected through a conductive layer. As such, the electronic component can further be electrically connected to the carrier through the conductive layer and the conductive element. Therefore, the sensing chip can be packaged through current packaging processes, thereby reducing the fabrication cost, shortening the fabrication time and improving the product yield.Type: ApplicationFiled: September 29, 2017Publication date: November 29, 2018Inventors: Shao-Tzu Tang, Jia-Fong Yeh, Yi-Hsuan Liu, Mei-Chi Chen, Ying-Chou Tsai
-
Patent number: 9991197Abstract: A semiconductor package is provided, which includes: a dielectric layer made of a material used for fabricating built-up layer structures; a conductive trace layer formed on the dielectric layer; a semiconductor chip is mounted on and electrically connected to the conductive trace layer; and an encapsulant formed over the dielectric layer to encapsulate the semiconductor chip and the conductive trace layer. Since a strong bonding is formed between the dielectric layer and the conductive trace layer, the present invention can prevent delamination between the dielectric layer and the conductive trace layer from occurrence, thereby improving reliability and facilitating the package miniaturization by current fabrication methods.Type: GrantFiled: June 26, 2017Date of Patent: June 5, 2018Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chia-Cheng Chen, Chi-Ching Ho, Shao-Tzu Tang, Yu-Che Liu, Ying-Chou Tsai
-
Patent number: 9978673Abstract: A package structure is provided, including a carrier, an electronic component disposed on the carrier and having a sensing area, an encapsulant formed on the carrier and encapsulating the electronic component and the sensing area, and a conductive layer formed on the encapsulant with the sensing area of the electronic component free from being covered by the conductive layer. The encapsulant prevents a user's finger from being in direct contact with the sensing area so as to protect the sensing area from being damaged and hence ensure normal operation of the electronic component.Type: GrantFiled: January 4, 2017Date of Patent: May 22, 2018Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Shao-Tzu Tang, Jia-Fong Yeh, Chien-Hui Wang, Chung-Yan Huang, Ying-Chou Tsai
-
Publication number: 20180068896Abstract: An electronic package is provided, which includes: an electronic element having an active surface with a plurality of electrode pads, an inactive surface opposite to the active surface, and a side surface adjacent to and connecting the active and inactive surfaces; a plurality of conductive elements formed on the electrode pads of the electronic element; and an encapsulant covering the active and side surfaces of the electronic element and portions of side surfaces of the conductive elements and exposing the inactive surface of the electronic element. Therefore, the invention enhances the structural strength of the active surface of the electronic element so as to prevent cracking of the electronic element and hence avoid delamination of the conductive elements from the electronic element.Type: ApplicationFiled: September 14, 2017Publication date: March 8, 2018Inventors: Shao-Tzu Tang, Chang-Yi Lan, Ying-Chou Tsai
-
Publication number: 20180061747Abstract: A package structure is provided, including a carrier, an electronic component disposed on the carrier and having a sensing area, an encapsulant formed on the carrier and encapsulating the electronic component and the sensing area, and a conductive layer formed on the encapsulant with the sensing area of the electronic component free from being covered by the conductive layer. The encapsulant prevents a user's finger from being in direct contact with the sensing area so as to protect the sensing area from being damaged and hence ensure normal operation of the electronic component.Type: ApplicationFiled: January 4, 2017Publication date: March 1, 2018Inventors: Shao-Tzu Tang, Jia-Fong Yeh, Chien-Hui Wang, Chung-Yan Huang, Ying-Chou Tsai
-
Patent number: 9805979Abstract: An electronic package is provided, which includes: an electronic element having an active surface with a plurality of electrode pads, an inactive surface opposite to the active surface, and a side surface adjacent to and connecting the active and inactive surfaces; a plurality of conductive elements formed on the electrode pads of the electronic element; and an encapsulant covering the active and side surfaces of the electronic element and portions of side surfaces of the conductive elements and exposing the inactive surface of the electronic element. Therefore, the invention enhances the structural strength of the active surface of the electronic element so as to prevent cracking of the electronic element and hence avoid delamination of the conductive elements from the electronic element.Type: GrantFiled: February 18, 2015Date of Patent: October 31, 2017Assignee: Siliconware Precision Industires Co., Ltd.Inventors: Shao-Tzu Tang, Chang-Yi Lan, Ying-Chou Tsai
-
Publication number: 20170294372Abstract: A semiconductor package is provided, which includes: a dielectric layer made of a material used for fabricating built-up layer structures; a conductive trace layer formed on the dielectric layer; a semiconductor chip is mounted on and electrically connected to the conductive trace layer; and an encapsulant formed over the dielectric layer to encapsulate the semiconductor chip and the conductive trace layer. Since a strong bonding is formed between the dielectric layer and the conductive trace layer, the present invention can prevent delamination between the dielectric layer and the conductive trace layer from occurrence, thereby improving reliability and facilitating the package miniaturization by current fabrication methods.Type: ApplicationFiled: June 26, 2017Publication date: October 12, 2017Inventors: Chia-Cheng Chen, Chi-Ching Ho, Shao-Tzu Tang, Yu-Che Liu, Ying-Chou Tsai
-
Publication number: 20170273185Abstract: A circuit structure is provided, which includes a plurality of conductive posts, and a plurality of first and second conductive pads formed on two opposite end surfaces of the conductive posts, respectively. A length of each of the first conductive pads is greater than a width of the first conductive pad so as to reduce an occupation area of the first conductive pad along the width and increase a distance between adjacent first conductive pads, thereby increasing the wiring density and meeting the wiring demand.Type: ApplicationFiled: June 6, 2017Publication date: September 21, 2017Inventors: Shao-Tzu Tang, Ying-Chou Tsai
-
Patent number: 9699910Abstract: A circuit structure is provided, which includes a plurality of conductive posts, and a plurality of first and second conductive pads formed on two opposite end surfaces of the conductive posts, respectively. A length of each of the first conductive pads is greater than a width of the first conductive pad so as to reduce an occupation area of the first conductive pad along the width and increase a distance between adjacent first conductive pads, thereby increasing the wiring density and meeting the wiring demand.Type: GrantFiled: August 7, 2014Date of Patent: July 4, 2017Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Shao-tzu Tang, Ying-Chou Tsai
-
Patent number: 9362217Abstract: A method for fabricating a POP structure is disclosed. First, a first package is provided, which has: a dielectric layer; a stacked circuit layer embedded in the dielectric layer and exposed from upper and lower surfaces of the dielectric layer; a plurality of conductive posts and a semiconductor chip disposed on the upper surface of the dielectric layer and electrically connected to the stacked circuit layer; and an encapsulant formed on upper surface of the dielectric layer for encapsulating the semiconductor chip and the conductive posts and having a plurality of openings for exposing top ends of the conductive posts. Then, a second package is disposed on the encapsulant and electrically connected to the conductive posts. The formation of the conductive posts facilitates to reduce the depth of the openings of the encapsulant, thereby reducing the fabrication time and increasing the production efficiency and yield.Type: GrantFiled: May 29, 2014Date of Patent: June 7, 2016Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Pang-Chun Lin, Wei-Ping Wang, Chun-Yuan Li, Shao-tzu Tang, Ying-Chou Tsai