Patents by Inventor Shao-Ping Chen
Shao-Ping Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11664425Abstract: A method for fabricating p-type field effect transistor (FET) includes the steps of first providing a substrate, forming a pad layer on the substrate, forming a well in the substrate, performing an ion implantation process to implant germanium ions into the substrate to form a channel region, and then conducting an anneal process to divide the channel region into a top portion and a bottom portion. After removing the pad layer, a gate structure is formed on the substrate and a lightly doped drain (LDD) is formed adjacent to two sides of the gate structure.Type: GrantFiled: January 20, 2022Date of Patent: May 30, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Shi-You Liu, Tsai-Yu Wen, Ching-I Li, Ya-Yin Hsiao, Chih-Chiang Wu, Yu-Chun Liu, Ti-Bin Chen, Shao-Ping Chen, Huan-Chi Ma, Chien-Wen Yu
-
Publication number: 20220140080Abstract: A method for fabricating p-type field effect transistor (FET) includes the steps of first providing a substrate, forming a pad layer on the substrate, forming a well in the substrate, performing an ion implantation process to implant germanium ions into the substrate to form a channel region, and then conducting an anneal process to divide the channel region into a top portion and a bottom portion. After removing the pad layer, a gate structure is formed on the substrate and a lightly doped drain (LDD) is formed adjacent to two sides of the gate structure.Type: ApplicationFiled: January 20, 2022Publication date: May 5, 2022Applicant: UNITED MICROELECTRONICS CORP.Inventors: Shi-You Liu, Tsai-Yu Wen, Ching-I Li, Ya-Yin Hsiao, Chih-Chiang Wu, Yu-Chun Liu, Ti-Bin Chen, Shao-Ping Chen, Huan-Chi Ma, Chien-Wen Yu
-
Patent number: 11271078Abstract: A p-type field effect transistor (pFET) includes a gate structure on a substrate, a channel region in the substrate directly under the gate structure, and a source/drain region adjacent to two sides of the gate structure. Preferably, the channel region includes a top portion and a bottom portion, in which a concentration of germanium in the bottom portion is lower than a concentration of germanium in the top portion and a depth of the top portion is equal to a depth of the bottom portion.Type: GrantFiled: April 1, 2020Date of Patent: March 8, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Shi-You Liu, Tsai-Yu Wen, Ching-I Li, Ya-Yin Hsiao, Chih-Chiang Wu, Yu-Chun Liu, Ti-Bin Chen, Shao-Ping Chen, Huan-Chi Ma, Chien-Wen Yu
-
Patent number: 10779079Abstract: The disclosure relates to a sound propagating device including a sound-reflecting component, a first baffle plate, a second baffle plate, and a baffle assembly. The sound-reflecting component has a conical surface. The first baffle plate and the second baffle plate are respectively connected to two opposite ends of the baffle assembly. The first baffle plate, the second baffle plate, and the baffle assembly are moveably located on the conical surface. An angle between the first baffle plate and the second baffle plate is changed when at least one of the first baffle plate and the second baffle plate is moved. In addition, the disclosure also relates to a loudspeaker having the sound propagating device.Type: GrantFiled: December 11, 2019Date of Patent: September 15, 2020Assignee: WISTRON CORP.Inventors: Chih-Feng Yeh, Kun Ming Lu, Shao ping Chen
-
Publication number: 20200235208Abstract: A p-type field effect transistor (pFET) includes a gate structure on a substrate, a channel region in the substrate directly under the gate structure, and a source/drain region adjacent to two sides of the gate structure. Preferably, the channel region includes a top portion and a bottom portion, in which a concentration of germanium in the bottom portion is lower than a concentration of germanium in the top portion and a depth of the top portion is equal to a depth of the bottom portion.Type: ApplicationFiled: April 1, 2020Publication date: July 23, 2020Inventors: Shi-You Liu, Tsai-Yu Wen, Ching-I Li, Ya-Yin Hsiao, Chih-Chiang Wu, Yu-Chun Liu, Ti-Bin Chen, Shao-Ping Chen, Huan-Chi Ma, Chien-Wen Yu
-
Patent number: 10651275Abstract: A method for fabricating p-type field effect transistor (FET) includes the steps of first providing a substrate, forming a pad layer on the substrate, forming a well in the substrate, performing an ion implantation process to implant germanium ions into the substrate to form a channel region, and then conducting an anneal process to divide the channel region into a top portion and a bottom portion. After removing the pad layer, a gate structure is formed on the substrate and a lightly doped drain (LDD) is formed adjacent to two sides of the gate structure.Type: GrantFiled: February 11, 2018Date of Patent: May 12, 2020Assignee: UNITED MICROELECTRONICS CORP.Inventors: Shi-You Liu, Tsai-Yu Wen, Ching-I Li, Ya-Yin Hsiao, Chih-Chiang Wu, Yu-Chun Liu, Ti-Bin Chen, Shao-Ping Chen, Huan-Chi Ma, Chien-Wen Yu
-
Patent number: 10388788Abstract: A method for forming a semiconductor device is disclosed. A p-type field-effect transistor (p-FET) is formed on a semiconductor substrate. A dielectric layer is formed on the semiconductor substrate and completely covers the p-FET. At least an opening is formed in the dielectric layer and exposes a source/drain region of the p-FET. A conductive material is then formed filling the opening, wherein the conductive material comprises a first stress; specifically, a tensile stress between 400 and 800 MPa.Type: GrantFiled: June 28, 2017Date of Patent: August 20, 2019Assignee: UNITED MICROELECTRONICS CORP.Inventors: Shao-Ping Chen, Huan-Chi Ma, Chien-Wen Yu, Kuo-Chin Hung
-
Publication number: 20190214465Abstract: A method for fabricating p-type field effect transistor (FET) includes the steps of first providing a substrate, forming a pad layer on the substrate, forming a well in the substrate, performing an ion implantation process to implant germanium ions into the substrate to form a channel region, and then conducting an anneal process to divide the channel region into a top portion and a bottom portion. After removing the pad layer, a gate structure is formed on the substrate and a lightly doped drain (LDD) is formed adjacent to two sides of the gate structure.Type: ApplicationFiled: February 11, 2018Publication date: July 11, 2019Inventors: Shi-You Liu, Tsai-Yu Wen, Ching-I Li, Ya-Yin Hsiao, Chih-Chiang Wu, Yu-Chun Liu, Ti-Bin Chen, Shao-Ping Chen, Huan-Chi Ma, Chien-Wen Yu
-
Publication number: 20180342618Abstract: A method for forming a semiconductor device is disclosed. A p-type field-effect transistor (p-FET) is formed on a semiconductor substrate. A dielectric layer is formed on the semiconductor substrate and completely covers the p-FET. At least an opening is formed in the dielectric layer and exposes a source/drain region of the p-FET.Type: ApplicationFiled: June 28, 2017Publication date: November 29, 2018Inventors: Shao-Ping Chen, Huan-Chi Ma, Chien-Wen Yu, Kuo-Chin Hung
-
Patent number: 10043669Abstract: A method for fabricating a metal gate structure includes following steps. A substrate is provided and followed by forming a high-K dielectric layer on the substrate. Then, an oxygen-containing titanium nitride layer is formed on the high-K dielectric layer. Next, an amorphous silicon layer is formed on the oxygen-containing titanium nitride layer and followed by performing an annealing process to drive oxygen in the oxygen-containing titanium nitride layer to the high-K dielectric layer.Type: GrantFiled: January 23, 2017Date of Patent: August 7, 2018Assignee: UNITED MICROELECTRONICS CORP.Inventor: Shao-Ping Chen
-
Publication number: 20180190499Abstract: A method for fabricating a metal gate structure includes following steps. A substrate is provided and followed by forming a high-K dielectric layer on the substrate. Then, an oxygen-containing titanium nitride layer is formed on the high-K dielectric layer. Next, an amorphous silicon layer is formed on the oxygen-containing titanium nitride layer and followed by performing an annealing process to drive oxygen in the oxygen-containing titanium nitride layer to the high-K dielectric layer.Type: ApplicationFiled: January 23, 2017Publication date: July 5, 2018Inventor: Shao-Ping Chen
-
Patent number: 9019672Abstract: A chip with electrostatic discharge protection function includes two power rails, a pin, a P-type FinFET, an N-type FinFET, two Fin-resistors, two diodes and an ESD unit. The pin is electrically connected to one power rail sequentially through one Fin-resistor and the P-type FinFET and electrically connected to the other power rail sequentially through the other Fin-resistor and the N-type FinFET. The two FinFETs are configured to have the control terminals thereof for receiving a transmission signal. The pin is further electrically connected to the two power rails through the two diodes, respectively. The ESD unit, electrically connected between the first and second power rails, is configured to provide an ESD path between the first and second power rails.Type: GrantFiled: July 17, 2013Date of Patent: April 28, 2015Assignee: United Microelectronics CorporationInventor: Shao-Ping Chen
-
Publication number: 20150022920Abstract: A chip with electrostatic discharge protection function includes two power rails, a pin, a P-type FinFET, an N-type FinFET, two Fin-resistors, two diodes and an ESD unit. The pin is electrically connected to one power rail sequentially through one Fin-resistor and the P-type FinFET and electrically connected to the other power rail sequentially through the other Fin-resistor and the N-type FinFET. The two FinFETs are configured to have the control terminals thereof for receiving a transmission signal. The pin is further electrically connected to the two power rails through the two diodes, respectively. The ESD unit, electrically connected between the first and second power rails, is configured to provide an ESD path between the first and second power rails.Type: ApplicationFiled: July 17, 2013Publication date: January 22, 2015Inventor: Shao-Ping CHEN
-
Patent number: 8412951Abstract: A control system and a security checking method thereof is used in an embedded system. The control system includes a process module and a first memory module. The first memory module is used to store a pre-loader code and a first secure key. The security checking method includes the following steps: loading the pre-loader code and the first secure key; executing the pre-loader code to download a first program from an in-system programming module; determining whether the first program corresponds to the first secure key or not; if yes, then downloading a second program from the in-system programming module; and programming an internal program and a second secure key by the second program.Type: GrantFiled: November 4, 2009Date of Patent: April 2, 2013Assignee: Socle Technology Corp.Inventors: Shao-Ping Chen, Lin-Shu Chen
-
Publication number: 20100117789Abstract: A control system and a security checking method thereof are disclosed. The control system is used in an embedded system. The control system comprises a process module and a first memory module. The first memory module is used to store a pre-loader code and a first secure key. The security checking method comprises following steps: loading the pre-loader code and the first secure key; executing the pre-loader code to download a first program from an in-system programming module; determining whether the first program corresponds to the first secure key or not; if yes, then downloading a second program from the in-system programming module; and programming an internal program and a second secure key by the second program.Type: ApplicationFiled: November 4, 2009Publication date: May 13, 2010Inventors: Shao-Ping Chen, Lin-Shu Chen